{"id":"https://openalex.org/W4413144681","doi":"https://doi.org/10.1109/ipdpsw66978.2025.00133","title":"Methodology for GPU Frequency Switching Latency Measurement","display_name":"Methodology for GPU Frequency Switching Latency Measurement","publication_year":2025,"publication_date":"2025-06-03","ids":{"openalex":"https://openalex.org/W4413144681","doi":"https://doi.org/10.1109/ipdpsw66978.2025.00133"},"language":"en","primary_location":{"id":"doi:10.1109/ipdpsw66978.2025.00133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw66978.2025.00133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5119281812","display_name":"Daniel Velicka","orcid":null},"institutions":[{"id":"https://openalex.org/I142208455","display_name":"VSB - Technical University of Ostrava","ror":"https://ror.org/05x8mcb75","country_code":"CZ","type":"education","lineage":["https://openalex.org/I142208455"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Daniel Velicka","raw_affiliation_strings":["VSB – Technical University of Ostrava,IT4Innovations,Ostrava,Czech Republic"],"affiliations":[{"raw_affiliation_string":"VSB – Technical University of Ostrava,IT4Innovations,Ostrava,Czech Republic","institution_ids":["https://openalex.org/I142208455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072477499","display_name":"Ond\u0159ej Vysock\u00fd","orcid":"https://orcid.org/0000-0001-7849-2744"},"institutions":[{"id":"https://openalex.org/I142208455","display_name":"VSB - Technical University of Ostrava","ror":"https://ror.org/05x8mcb75","country_code":"CZ","type":"education","lineage":["https://openalex.org/I142208455"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Ondrej Vysocky","raw_affiliation_strings":["VSB – Technical University of Ostrava,IT4Innovations,Ostrava,Czech Republic"],"affiliations":[{"raw_affiliation_string":"VSB – Technical University of Ostrava,IT4Innovations,Ostrava,Czech Republic","institution_ids":["https://openalex.org/I142208455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021447319","display_name":"Lubom\u0131\u0301r \u0158\u0131\u0301ha","orcid":"https://orcid.org/0000-0002-1017-5766"},"institutions":[{"id":"https://openalex.org/I142208455","display_name":"VSB - Technical University of Ostrava","ror":"https://ror.org/05x8mcb75","country_code":"CZ","type":"education","lineage":["https://openalex.org/I142208455"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Lubomir Riha","raw_affiliation_strings":["VSB – Technical University of Ostrava,IT4Innovations,Ostrava,Czech Republic"],"affiliations":[{"raw_affiliation_string":"VSB – Technical University of Ostrava,IT4Innovations,Ostrava,Czech Republic","institution_ids":["https://openalex.org/I142208455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5119281812"],"corresponding_institution_ids":["https://openalex.org/I142208455"],"apc_list":null,"apc_paid":null,"fwci":2.2361,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.87074336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"830","last_page":"839"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9319999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9319999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9059000015258789,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7245150804519653},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4957176446914673},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3302323818206787},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1322866976261139}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7245150804519653},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4957176446914673},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3302323818206787},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1322866976261139}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdpsw66978.2025.00133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdpsw66978.2025.00133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321408","display_name":"Ministry of Education","ror":"https://ror.org/01p262204"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"The":[0,98,162],"push":[1],"towards":[2],"exascale":[3],"and":[4,9,16,37,43,122,140,183,202],"post-exascale":[5],"computing":[6],"in":[7,75,166,193],"HPC":[8],"AI":[10],"brings":[11],"together":[12],"thousands":[13],"of":[14,52,127],"CPUs":[15],"specialized":[17],"accelerator":[18,87],"hardware,":[19],"making":[20],"energy":[21],"optimization":[22],"crucial":[23],"as":[24],"power":[25],"costs":[26],"rival":[27],"system":[28,160],"purchase":[29],"prices.":[30],"Energy":[31],"efficiency":[32],"techniques":[33],"based":[34],"on":[35,176],"frequency":[36,59,88,112,121,135,199,204],"voltage":[38],"scaling":[39,89],"have":[40,66],"been":[41,69],"developed":[42],"fine-tuned":[44],"for":[45,119,172],"CPUs,":[46],"which":[47],"led":[48],"to":[49,71,81,132,143,206,209],"deep":[50],"understanding":[51],"how":[53],"the":[54,72,83,92,125,148,167,188,194],"CPU":[55,94],"hardware":[56],"behaves":[57],"under":[58],"adjustments.":[60],"In":[61],"contrast,":[62],"accelerators,":[63],"particularly":[64],"GPUs,":[65],"not":[67],"yet":[68],"studied":[70],"same":[73],"extent":[74],"this":[76],"context.We":[77],"introduce":[78],"a":[79,101,133],"methodology":[80,149,163],"evaluate":[82],"latency":[84,126],"coupled":[85],"with":[86,170],"driven":[90],"by":[91,136],"control":[93],"(GPU":[95],"switching":[96,128,195],"latency).":[97],"approach":[99],"employs":[100],"minimal,":[102],"iterative":[103],"workload":[104],"that":[105],"allows":[106],"statistically":[107],"distinguishing":[108],"runtime":[109,138],"differences":[110,192],"between":[111],"pairs.":[113],"It":[114],"first":[115],"measures":[116],"execution":[117],"times":[118],"each":[120],"then":[123],"determines":[124],"from":[129,153],"an":[130],"initial":[131],"target":[134],"tracking":[137],"changes":[139],"repeating":[141],"measurements":[142],"ensure":[144],"statistical":[145],"robustness.":[146],"Finally,":[147],"filters":[150],"out":[151],"outliers":[152],"external":[154],"factors":[155],"like":[156],"driver":[157],"management":[158],"or":[159],"interruptions.":[161],"is":[164],"implemented":[165],"tool":[168],"LATEST":[169],"support":[171],"CUDA":[173],"accelerators.":[174],"Evaluated":[175],"three":[177],"Nvidia":[178],"GPUs":[179],"\u2013":[180,187],"GH200,":[181],"A100-SXM4,":[182],"RTX":[184],"Quadro":[185],"6000":[186],"analysis":[189],"reveals":[190],"significant":[191],"latency,":[196],"evaluates":[197],"optimal":[198],"change":[200],"rates,":[201],"identifies":[203],"pairs":[205],"avoid":[207],"due":[208],"high":[210],"overhead.":[211]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}