{"id":"https://openalex.org/W2127464889","doi":"https://doi.org/10.1109/ipdps.2004.1303112","title":"An integrated FPGA design framework:custom designed FPGA platform and application mapping toolset development","display_name":"An integrated FPGA design framework:custom designed FPGA platform and application mapping toolset development","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2127464889","doi":"https://doi.org/10.1109/ipdps.2004.1303112","mag":"2127464889"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303112","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303112","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1109/IPDPS.2004.1303112","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110074419","display_name":"V. Kalenteridis","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"V. Kalenteridis","raw_affiliation_strings":["Electronics and Computers Division, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics and Computers Division, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040166159","display_name":"H. Pournara","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"H. Pournara","raw_affiliation_strings":["Electronics and Computers Division, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics and Computers Division, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072486756","display_name":"Kostas Siozios","orcid":"https://orcid.org/0000-0002-0285-2202"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Siozios","raw_affiliation_strings":["VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016453015","display_name":"K. Tatas","orcid":"https://orcid.org/0000-0001-5087-5778"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Tatas","raw_affiliation_strings":["VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006394334","display_name":"G. Koytroympezis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Koytroympezis","raw_affiliation_strings":["VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080505347","display_name":"Ilias O. Pappas","orcid":"https://orcid.org/0000-0001-7528-3488"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"I. Pappas","raw_affiliation_strings":["Electronics and Computers Division, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics and Computers Division, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023894427","display_name":"S. Nikolaidis","orcid":"https://orcid.org/0000-0002-9794-8062"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Nikolaidis","raw_affiliation_strings":["Electronics and Computers Division, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics and Computers Division, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025525864","display_name":"S. Siskos","orcid":"https://orcid.org/0000-0002-9506-9435"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Siskos","raw_affiliation_strings":["Electronics and Computers Division, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics and Computers Division, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D.J. Soudris","raw_affiliation_strings":["VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110036680","display_name":"A. Thanailakis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Thanailakis","raw_affiliation_strings":["VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5110074419"],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":3.3671,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.92249827,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"10","issue":null,"first_page":"138","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8908829689025879},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6897145509719849},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6459299325942993},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6061331033706665},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6030418276786804},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5813427567481995},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5612040162086487},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.559701144695282},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.49267107248306274},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4700442850589752},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.45024630427360535},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36032330989837646},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.27326521277427673},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.20891734957695007}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8908829689025879},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6897145509719849},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6459299325942993},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6061331033706665},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6030418276786804},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5813427567481995},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5612040162086487},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.559701144695282},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.49267107248306274},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4700442850589752},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.45024630427360535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36032330989837646},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27326521277427673},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.20891734957695007},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2004.1303112","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303112","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/34652","is_oa":true,"landing_page_url":"http://doi.org/10.1109/IPDPS.2004.1303112","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Parallel and Distributed Processing Symposium/International Parallel Processing Symposium","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/34652","is_oa":true,"landing_page_url":"http://doi.org/10.1109/IPDPS.2004.1303112","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Parallel and Distributed Processing Symposium/International Parallel Processing Symposium","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1481987700","https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1528060447","https://openalex.org/W1574204533","https://openalex.org/W1604323946","https://openalex.org/W1719300925","https://openalex.org/W2007049691","https://openalex.org/W2016748970","https://openalex.org/W2045726766","https://openalex.org/W2102871594","https://openalex.org/W2113645429","https://openalex.org/W2120872844","https://openalex.org/W2131158773","https://openalex.org/W2138438526","https://openalex.org/W2150281391","https://openalex.org/W2163078350","https://openalex.org/W2164209491","https://openalex.org/W2166009017","https://openalex.org/W4236892114","https://openalex.org/W6637449779","https://openalex.org/W6662167024","https://openalex.org/W6675482867","https://openalex.org/W6683609308"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W2480852620","https://openalex.org/W1589728323","https://openalex.org/W3023652529","https://openalex.org/W2246445978","https://openalex.org/W2182398074","https://openalex.org/W2990957507","https://openalex.org/W2071567894","https://openalex.org/W4237841534","https://openalex.org/W4252227487"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"A":[4],"complete":[5,85],"system":[6,21],"for":[7,45],"the":[8,35,40,49,68],"implementation":[9],"of":[10,24,42,83],"digital":[11],"logic":[12,36,47],"in":[13,61],"a":[14,76,84],"fine-grain":[15,28],"reconfigurable":[16,29],"platform":[17,31],"is":[18,22,37],"introduced.":[19],"The":[20,27,52],"composed":[23,88],"two":[25],"parts:":[26],"hardware":[30],"(FPGA)":[32],"on":[33],"which":[34],"implemented":[38],"and":[39,59,91],"set":[41],"CAD":[43],"tools":[44],"mapping":[46],"to":[48],"FPGA":[50,55],"platform.":[51],"novel":[53],"energy-efficient":[54],"architecture":[56],"was":[57],"designed":[58],"simulated":[60],"STM":[62],"0.18/spl":[63],"mu/m":[64],"CMOS":[65],"technology.":[66],"Concerning":[67],"tool":[69,72],"flow,":[70],"each":[71],"can":[73],"operate":[74],"as":[75,79,81],"standalone":[77],"program":[78],"well":[80],"part":[82],"design":[86],"framework,":[87],"by":[89],"existing":[90],"new":[92],"tools.":[93]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}