{"id":"https://openalex.org/W2143423012","doi":"https://doi.org/10.1109/ipdps.2004.1303103","title":"A reconfigurable tag computation architecture for terabit packet scheduling","display_name":"A reconfigurable tag computation architecture for terabit packet scheduling","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2143423012","doi":"https://doi.org/10.1109/ipdps.2004.1303103","mag":"2143423012"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081260331","display_name":"Siren Sezer","orcid":"https://orcid.org/0000-0002-7326-8388"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"S. Sezer","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016790227","display_name":"C. Toal","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"C. Toal","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091059879","display_name":"E. Garcia","orcid":"https://orcid.org/0009-0009-5269-9507"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"E. Garcia","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046669287","display_name":"V. Stewart","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"V. Stewart","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5081260331"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.2491,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67617948,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"ds stxfamly 3 0","issue":null,"first_page":"133","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10138","display_name":"Network Traffic and Congestion Control","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8128551244735718},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7510398626327515},{"id":"https://openalex.org/keywords/terabit","display_name":"Terabit","score":0.7331608533859253},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6455053687095642},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6418356895446777},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.5482526421546936},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5350919961929321},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.5311108231544495},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5243544578552246},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4656065106391907},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4647720456123352},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42611101269721985},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.37143272161483765},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09448489546775818}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8128551244735718},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7510398626327515},{"id":"https://openalex.org/C76808792","wikidata":"https://www.wikidata.org/wiki/Q1152323","display_name":"Terabit","level":4,"score":0.7331608533859253},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6455053687095642},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6418356895446777},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.5482526421546936},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5350919961929321},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.5311108231544495},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5243544578552246},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4656065106391907},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4647720456123352},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42611101269721985},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.37143272161483765},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09448489546775818},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.0},{"id":"https://openalex.org/C6260449","wikidata":"https://www.wikidata.org/wiki/Q41364","display_name":"Wavelength","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C160724564","wikidata":"https://www.wikidata.org/wiki/Q1620670","display_name":"Wavelength-division multiplexing","level":3,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2004.1303103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/9d5a6cb0-0b75-4df7-9fb7-13a5d2263b36","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/9d5a6cb0-0b75-4df7-9fb7-13a5d2263b36","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Sezer, S, Toal, C & Garcia-Palacios, E 2004, 'A Reconfigurable Tag Computation Architecture for Terabit Packet Scheduling', Paper presented at International Parallel Distributed Processing Symposium, IPDPS 2004, Santa Fe, United States, 01/04/2004 - 01/04/2004.","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1479904695","https://openalex.org/W1867018545","https://openalex.org/W2016318026","https://openalex.org/W2021190686","https://openalex.org/W2043838727","https://openalex.org/W2102308800","https://openalex.org/W2113695230","https://openalex.org/W2123923802","https://openalex.org/W2138964463","https://openalex.org/W2139475785","https://openalex.org/W2156530904","https://openalex.org/W2157367128","https://openalex.org/W6681020344"],"related_works":["https://openalex.org/W2130321971","https://openalex.org/W2335636282","https://openalex.org/W2028359118","https://openalex.org/W2389006184","https://openalex.org/W2029582963","https://openalex.org/W1643466871","https://openalex.org/W652583116","https://openalex.org/W2150394261","https://openalex.org/W1744173400","https://openalex.org/W2052025053"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"We":[4],"present":[5],"the":[6,46,61],"hardware":[7,73],"architecture":[8,38,74],"and":[9,55,77,104],"implementation":[10,29],"of":[11,67,84],"a":[12,31,34,65],"reconfigurable":[13],"tag":[14,62,87],"computation":[15,63],"circuit":[16],"for":[17,21,33,107],"terabit":[18],"packet":[19,69],"scheduling":[20,37,70],"future":[22],"QoS":[23,95],"aware":[24],"core":[25],"routers.":[26],"The":[27,48,72,98],"presented":[28],"provides":[30,56],"platform":[32],"runtime":[35],"configurable":[36],"that":[39],"is":[40,50,75,102],"able":[41],"to":[42,59,64],"reallocate":[43],"bandwidth":[44],"on":[45],"fly.":[47],"system":[49,100],"implemented":[51],"using":[52],"FPGA":[53,109],"technology":[54,110],"extended":[57],"programmability":[58],"adapt":[60],"range":[66],"custom":[68],"policies.":[71],"parallel":[76],"pipelined":[78],"enabling":[79],"an":[80],"aggregated":[81],"throughput":[82],"rate":[83],"175":[85],"million":[86],"computations":[88],"per":[89],"second,":[90],"easily":[91],"out":[92],"performing":[93],"current":[94],"router":[96],"solutions.":[97],"high-level":[99],"breakdown":[101],"described":[103],"synthesis":[105],"results":[106],"Altera":[108],"are":[111],"presented.":[112]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}