{"id":"https://openalex.org/W2100801453","doi":"https://doi.org/10.1109/ipdps.2002.1016552","title":"JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs","display_name":"JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W2100801453","doi":"https://doi.org/10.1109/ipdps.2002.1016552","mag":"2100801453"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2002.1016552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1016552","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006977915","display_name":"Arun Raghavan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.K. Raghavan","raw_affiliation_strings":["Motorola Australia Software Centre, Adelaide, SA, Australia","Motorola Australia Software Centre"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Motorola Australia Software Centre, Adelaide, SA, Australia","institution_ids":[]},{"raw_affiliation_string":"Motorola Australia Software Centre","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113648718","display_name":"P. Sutton","orcid":null},"institutions":[{"id":"https://openalex.org/I160993911","display_name":"Queensland University of Technology","ror":"https://ror.org/03pnv4752","country_code":"AU","type":"education","lineage":["https://openalex.org/I160993911"]},{"id":"https://openalex.org/I165143802","display_name":"The University of Queensland","ror":"https://ror.org/00rqy9422","country_code":"AU","type":"education","lineage":["https://openalex.org/I165143802"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"P. Sutton","raw_affiliation_strings":["School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, QLD, Australia","University of Queensland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, QLD, Australia","institution_ids":["https://openalex.org/I160993911","https://openalex.org/I165143802"]},{"raw_affiliation_string":"University of Queensland","institution_ids":["https://openalex.org/I165143802"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"6 pp","last_page":"6 pp"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8719805479049683},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.867627739906311},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.7964484691619873},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7569414377212524},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.6543534994125366},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5997930765151978},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5360870957374573},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5042339563369751},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4325520992279053},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37080150842666626},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06990143656730652}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8719805479049683},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.867627739906311},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.7964484691619873},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7569414377212524},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6543534994125366},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5997930765151978},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5360870957374573},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5042339563369751},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4325520992279053},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37080150842666626},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06990143656730652},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ipdps.2002.1016552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1016552","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.531.7307","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.531.7307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://itee.uq.edu.au/~peters/papers/raghavan_sutton_raw2002.pdf","raw_type":"text"},{"id":"pmh:oai:espace.library.uq.edu.au:UQ:106848","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306402388","display_name":"Queensland's institutional digital repository (The University of Queensland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I165143802","host_organization_name":"The University of Queensland","host_organization_lineage":["https://openalex.org/I165143802"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Thesis"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W157706557","https://openalex.org/W1651202782","https://openalex.org/W2101158570","https://openalex.org/W2171439655","https://openalex.org/W4234831121","https://openalex.org/W6606411226","https://openalex.org/W6637027292"],"related_works":["https://openalex.org/W3023202431","https://openalex.org/W1984105700","https://openalex.org/W2544043553","https://openalex.org/W1525346225","https://openalex.org/W1587494897","https://openalex.org/W1513974833","https://openalex.org/W2169674017","https://openalex.org/W1521892965","https://openalex.org/W2136261407","https://openalex.org/W1991847360"],"abstract_inverted_index":{"Reconfigurable":[0],"computing":[1],"based":[2,66,82],"on":[3,67,83],"partial":[4,40,52,76],"reconfiguration":[5,26],"of":[6,19],"field":[7],"programmable":[8],"gate":[9],"arrays":[10],"(FPGAs)":[11],"is":[12,49,72],"yet":[13],"to":[14,16,36,56,74],"move":[15],"the":[17,38,59,68,87],"mainstream":[18],"computing.":[20],"Hardware":[21],"devices":[22,81],"that":[23],"support":[24],"such":[25],"are":[27],"now":[28],"available":[29,33],"but":[30],"no":[31],"readily":[32],"software":[34],"exists":[35],"generate":[37,75],"required":[39],"bitstreams.":[41],"The":[42],"JPG":[43],"tool":[44,91],"described":[45],"in":[46],"this":[47],"paper":[48],"a":[50],"Java-based":[51],"bitstream":[53],"generator":[54],"designed":[55],"fit":[57],"within":[58],"standard":[60,88],"Xilinx":[61,69,79,89],"FPGA":[62],"design":[63],"flow.":[64,92],"JPG,":[65],"JBits":[70],"API,":[71],"able":[73],"bitstreams":[77],"for":[78],"Virtex":[80],"data":[84],"extracted":[85],"from":[86],"CAD":[90]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}