{"id":"https://openalex.org/W2142942377","doi":"https://doi.org/10.1109/ipdps.2002.1016523","title":"Protocols for fault-tolerant distributed-shared-memory on the SOME-bus multiprocessor architecture","display_name":"Protocols for fault-tolerant distributed-shared-memory on the SOME-bus multiprocessor architecture","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W2142942377","doi":"https://doi.org/10.1109/ipdps.2002.1016523","mag":"2142942377"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2002.1016523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1016523","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108197771","display_name":"D. Hecht","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Hecht","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046375616","display_name":"Constantine Katsinis","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Katsinis","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.231,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6038304,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"8 pp","last_page":"8 pp"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8053646087646484},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.5698007345199585},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.5313105583190918},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5233237743377686},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5067647099494934},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.5011703968048096},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4866386353969574},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.47711923718452454},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.45617246627807617},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.4344116151332855},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.43389129638671875},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.43332237005233765},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43032151460647583},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4286201298236847},{"id":"https://openalex.org/keywords/bus-network","display_name":"Bus network","score":0.4272090792655945},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4192146062850952},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.41500675678253174},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.41035473346710205},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.379976749420166},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3038768470287323},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2782527804374695},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.25014370679855347},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.2446098029613495},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17121273279190063},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13640299439430237},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.10025760531425476},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09413978457450867},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.09253144264221191},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.08972322940826416}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8053646087646484},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.5698007345199585},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.5313105583190918},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5233237743377686},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5067647099494934},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.5011703968048096},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4866386353969574},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.47711923718452454},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.45617246627807617},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.4344116151332855},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.43389129638671875},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.43332237005233765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43032151460647583},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4286201298236847},{"id":"https://openalex.org/C54609922","wikidata":"https://www.wikidata.org/wiki/Q748329","display_name":"Bus network","level":4,"score":0.4272090792655945},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4192146062850952},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.41500675678253174},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.41035473346710205},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.379976749420166},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3038768470287323},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2782527804374695},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.25014370679855347},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.2446098029613495},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17121273279190063},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13640299439430237},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.10025760531425476},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09413978457450867},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.09253144264221191},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.08972322940826416},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2002.1016523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1016523","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.91.7177","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.91.7177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.drexel.edu/faculty/katsinis/ckpage/somebus/ftpds02.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W77164523","https://openalex.org/W1874927220","https://openalex.org/W2026120091","https://openalex.org/W2114196259","https://openalex.org/W2129290754"],"related_works":["https://openalex.org/W2407815036","https://openalex.org/W2148887883","https://openalex.org/W2243652835","https://openalex.org/W2149861845","https://openalex.org/W3132082152","https://openalex.org/W2133765762","https://openalex.org/W2764760984","https://openalex.org/W1768902350","https://openalex.org/W2394669314","https://openalex.org/W4253891859"],"abstract_inverted_index":{"The":[0,53],"Simultaneous":[1],"Optical":[2],"Multiprocessor":[3],"Exchange":[4],"Bus":[5],"(SOME-Bus)":[6],"is":[7],"a":[8,34,97],"low-latency,":[9],"high-bandwidth":[10],"interconnection":[11],"network":[12],"that":[13,64],"directly":[14,66],"links":[15],"arbitrary":[16],"pairs":[17],"of":[18,41,70,87],"processor":[19],"nodes":[20,71],"without":[21],"contention,":[22],"and":[23,38,61,91],"can":[24],"efficiently":[25],"interconnect":[26],"over":[27],"one":[28,44],"hundred":[29],"nodes.":[30],"Each":[31],"node":[32],"has":[33],"dedicated":[35,46],"output":[36,51],"channel":[37],"an":[39],"array":[40],"receivers,":[42],"with":[43,67],"receiver":[45,90],"to":[47,95],"every":[48],"other":[49],"node\u2019s":[50],"channel.":[52],"SOME-Bus":[54],"eliminates":[55],"the":[56,68,73,76,82,88],"need":[57],"for":[58],"global":[59],"arbitration":[60],"provides":[62],"bandwidth":[63],"scales":[65],"number":[69],"in":[72],"system.":[74],"Under":[75],"Distributed":[77],"Shared":[78],"Memory":[79],"(DSM)":[80],"paradigm,":[81],"SOME-bus":[83],"allows":[84],"strong":[85],"integration":[86],"transmitter,":[89],"cache":[92,101],"controller":[93],"hardware":[94],"produce":[96],"highly":[98],"integrated":[99],"system-wide":[100]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}