{"id":"https://openalex.org/W2053320521","doi":"https://doi.org/10.1109/iolts.2014.6873687","title":"Framework for economical error recovery in embedded cores","display_name":"Framework for economical error recovery in embedded cores","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2053320521","doi":"https://doi.org/10.1109/iolts.2014.6873687","mag":"2053320521"},"language":"en","primary_location":{"id":"doi:10.1109/iolts.2014.6873687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2014.6873687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/27190","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046161373","display_name":"Gaurang Upasani","orcid":"https://orcid.org/0009-0004-6163-7627"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Gaurang Upasani","raw_affiliation_strings":["Dept. d'Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona","Dept. d'Arquitectura de Computadors, Univ. Politec. de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. d'Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. d'Arquitectura de Computadors, Univ. Politec. de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046613695","display_name":"Xavier Vera","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136471","display_name":"FC Barcelona","ror":"https://ror.org/04bpz1v84","country_code":"ES","type":"other","lineage":["https://openalex.org/I4210136471"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Xavier Vera","raw_affiliation_strings":["Intel Barcelona Research Center, Intel Labs, Barcelona","Intel Barcelona Research Center, Intel Labs Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Labs, Barcelona","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Labs Barcelona, Spain","institution_ids":["https://openalex.org/I4210136471"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100733331","display_name":"Antonio Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-0009-0996"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Antonio Gonzalez","raw_affiliation_strings":["Intel Barcelona Research Center, Intel Labs, Barcelona","Dept. d'Arquitectura de Computadors, Univ. Politec. de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Labs, Barcelona","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Dept. d'Arquitectura de Computadors, Univ. Politec. de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046161373"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":1.277,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.82904439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"146","last_page":"153"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.8067265748977661},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.708078920841217},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6226890087127686},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5759634971618652},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5510120391845703},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5146861672401428},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.45768749713897705},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45225241780281067},{"id":"https://openalex.org/keywords/unavailability","display_name":"Unavailability","score":0.43079453706741333},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42723405361175537},{"id":"https://openalex.org/keywords/word-error-rate","display_name":"Word error rate","score":0.4117443561553955},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.39364996552467346},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34917527437210083},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3246009945869446},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20601722598075867},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1827380657196045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14268776774406433},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10697335004806519},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09995734691619873}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8067265748977661},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.708078920841217},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6226890087127686},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5759634971618652},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5510120391845703},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5146861672401428},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.45768749713897705},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45225241780281067},{"id":"https://openalex.org/C2780505938","wikidata":"https://www.wikidata.org/wiki/Q17093282","display_name":"Unavailability","level":2,"score":0.43079453706741333},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42723405361175537},{"id":"https://openalex.org/C40969351","wikidata":"https://www.wikidata.org/wiki/Q3516228","display_name":"Word error rate","level":2,"score":0.4117443561553955},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.39364996552467346},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34917527437210083},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3246009945869446},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20601722598075867},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1827380657196045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14268776774406433},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10697335004806519},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09995734691619873},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iolts.2014.6873687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2014.6873687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:recercat.cat:2072/248516","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/27190","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:recercat.cat:2072/248516","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/27190","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W160422864","https://openalex.org/W1579215414","https://openalex.org/W1686420892","https://openalex.org/W1864485850","https://openalex.org/W1960740894","https://openalex.org/W2008482633","https://openalex.org/W2031595061","https://openalex.org/W2032094184","https://openalex.org/W2034593585","https://openalex.org/W2057447916","https://openalex.org/W2116059696","https://openalex.org/W2118126629","https://openalex.org/W2157762234","https://openalex.org/W2164034450","https://openalex.org/W2164641843","https://openalex.org/W2167839483","https://openalex.org/W3144979881","https://openalex.org/W3215500439","https://openalex.org/W4248445118","https://openalex.org/W4255602098","https://openalex.org/W6637151178","https://openalex.org/W6677824695"],"related_works":["https://openalex.org/W4237235066","https://openalex.org/W2026539069","https://openalex.org/W207884067","https://openalex.org/W3127016596","https://openalex.org/W2365973415","https://openalex.org/W3146085540","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W168676510","https://openalex.org/W2136854845"],"abstract_inverted_index":{"The":[0],"vulnerability":[1],"of":[2,21,25,42,76,83,120,139],"the":[3,28,32,40,56,106,118],"current":[4],"and":[5,31,51,80,91,102],"future":[6,63],"processors":[7],"towards":[8],"transient":[9],"errors":[10,104],"caused":[11],"by":[12,129],"particle":[13],"strikes":[14],"is":[15],"expected":[16],"to":[17],"increase":[18],"rapidly":[19],"because":[20],"exponential":[22],"growth":[23],"rate":[24],"on-chip":[26],"transistors,":[27],"lower":[29],"voltages":[30],"shrinking":[33],"feature":[34],"size.":[35],"This":[36,86],"encourages":[37],"innovation":[38],"in":[39,49,62,68],"direction":[41],"finding":[43],"new":[44],"techniques":[45],"for":[46,99,123],"providing":[47],"robustness":[48],"logic":[50],"memories":[52],"that":[53,94,128],"allow":[54],"meeting":[55],"desired":[57],"failures":[58],"in-time":[59],"(FIT)":[60],"budget":[61],"chip":[64],"multiprocessors":[65],"(CMPs)":[66],"present":[67],"embedded":[69,72],"systems.":[70],"In":[71],"systems":[73],"two":[74],"aspects":[75],"robustness,":[77],"error":[78,100,114,124,136],"detection":[79,101],"containment,":[81],"are":[82],"paramount":[84],"importance.":[85],"paper":[87],"proposes":[88],"a":[89],"light-weight":[90],"scalable":[92],"architecture":[93],"uses":[95],"acoustic":[96],"wave":[97],"detectors":[98,121,132],"contains":[103],"at":[105],"core":[107],"level.":[108],"We":[109,126],"show":[110],"how":[111],"selectively":[112],"applying":[113],"containment":[115,137],"can":[116,134],"reduce":[117],"number":[119],"required":[122],"containment.":[125],"observe":[127],"using":[130],"17":[131],"we":[133],"achieve":[135],"coverage":[138],"97.8%.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}