{"id":"https://openalex.org/W1529665851","doi":"https://doi.org/10.1109/ijcnn.2005.1556376","title":"Ultra low power fault tolerant neural inspired CMOS logic","display_name":"Ultra low power fault tolerant neural inspired CMOS logic","publication_year":2006,"publication_date":"2006-01-05","ids":{"openalex":"https://openalex.org/W1529665851","doi":"https://doi.org/10.1109/ijcnn.2005.1556376","mag":"1529665851"},"language":"en","primary_location":{"id":"doi:10.1109/ijcnn.2005.1556376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2005.1556376","pdf_url":null,"source":{"id":"https://openalex.org/S4363609022","display_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026627174","display_name":"Snorre Aunet","orcid":"https://orcid.org/0000-0002-6465-8886"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"S. Aunet","raw_affiliation_strings":["Department of Informatics, University of Oslo, Oslo, Norway"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103819348","display_name":"Valeriu Beiu","orcid":"https://orcid.org/0000-0001-8185-956X"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Beiu","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026627174"],"corresponding_institution_ids":["https://openalex.org/I184942183"],"apc_list":null,"apc_paid":null,"fwci":6.7594,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.97633051,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"2843","last_page":"2848"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7294548153877258},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6639507412910461},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6536407470703125},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.625275194644928},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6232095956802368},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5837220549583435},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5822737216949463},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5466861724853516},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5466105341911316},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5369152426719666},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.526002049446106},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4929511547088623},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4585561156272888},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.42518773674964905},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.38474011421203613},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37477707862854004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27980369329452515},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12557688355445862}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7294548153877258},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6639507412910461},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6536407470703125},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.625275194644928},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6232095956802368},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5837220549583435},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5822737216949463},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5466861724853516},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5466105341911316},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5369152426719666},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.526002049446106},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4929511547088623},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4585561156272888},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.42518773674964905},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.38474011421203613},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37477707862854004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27980369329452515},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12557688355445862},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ijcnn.2005.1556376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2005.1556376","pdf_url":null,"source":{"id":"https://openalex.org/S4363609022","display_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W2426121","https://openalex.org/W3189245","https://openalex.org/W117752928","https://openalex.org/W1481069167","https://openalex.org/W1482060029","https://openalex.org/W1486771952","https://openalex.org/W1508039661","https://openalex.org/W1531053051","https://openalex.org/W1539883310","https://openalex.org/W1547496565","https://openalex.org/W1600190685","https://openalex.org/W1608441509","https://openalex.org/W1841730948","https://openalex.org/W1982875408","https://openalex.org/W2049986605","https://openalex.org/W2108143446","https://openalex.org/W2108312065","https://openalex.org/W2125407410","https://openalex.org/W2127893664","https://openalex.org/W2130173786","https://openalex.org/W2130948230","https://openalex.org/W2138968074","https://openalex.org/W2155296713","https://openalex.org/W2162250277","https://openalex.org/W2163630896","https://openalex.org/W2169872183","https://openalex.org/W2545311598","https://openalex.org/W4251833118","https://openalex.org/W6600119856","https://openalex.org/W6632535395","https://openalex.org/W6635987308"],"related_works":["https://openalex.org/W3023368799","https://openalex.org/W2947747257","https://openalex.org/W2121646995","https://openalex.org/W4226211266","https://openalex.org/W1982532034","https://openalex.org/W2020064877","https://openalex.org/W4295177619","https://openalex.org/W2159448561","https://openalex.org/W2544418033","https://openalex.org/W3080559572"],"abstract_inverted_index":{"We":[0,15,30],"present":[1],"a":[2,33,55,76,99],"new":[3,34],"defect/fault":[4],"tolerant":[5],"ultra":[6],"low":[7,12],"power":[8],"CMOS":[9],"circuit":[10],"exploiting":[11],"level":[13],"redundancy.":[14],"show":[16],"that":[17],"wiring":[18],"and":[19,95],"transistors":[20],"may":[21],"be":[22],"damaged":[23],"while":[24],"the":[25,39,69],"functionality":[26],"is":[27,61,102],"still":[28],"kept.":[29],"also":[31],"demonstrate":[32],"full":[35],"adder":[36],"based":[37,74],"on":[38,75],"basic":[40],"building":[41],"block,":[42],"capable":[43],"of":[44],"sub":[45],"fJ":[46],"power-delay-product":[47,60],"for":[48,98],"supply":[49],"voltages":[50],"below":[51],"100":[52],"mV,":[53],"in":[54,93],"120":[56],"nm":[57],"process.":[58],"The":[59],"reduced":[62],"by":[63,104],"about":[64],"50":[65],"%":[66],"compared":[67],"to":[68],"best":[70],"previously":[71],"published":[72],"FA":[73],"6":[77],"transistor":[78],"reconfigurable":[79],"subthreshold":[80,94],"NOR-3,":[81],"MAJ-3,":[82],"NAND-3":[83],"circuit.":[84],"Transistors":[85],"are":[86],"exploited":[87],"as":[88],"four":[89],"terminal":[90],"devices":[91],"operating":[92],"DC":[96],"characteristics":[97],"threshold":[100],"element":[101],"demonstrated":[103],"chip":[105],"measurements.":[106]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}