{"id":"https://openalex.org/W2136780562","doi":"https://doi.org/10.1109/ijcnn.2005.1555931","title":"Analog current-mode design for soft-max computation","display_name":"Analog current-mode design for soft-max computation","publication_year":2006,"publication_date":"2006-01-05","ids":{"openalex":"https://openalex.org/W2136780562","doi":"https://doi.org/10.1109/ijcnn.2005.1555931","mag":"2136780562"},"language":"en","primary_location":{"id":"doi:10.1109/ijcnn.2005.1555931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2005.1555931","pdf_url":null,"source":{"id":"https://openalex.org/S4363609022","display_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089049257","display_name":"D. Piombo","orcid":null},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"D. Piombo","raw_affiliation_strings":["Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","Dept. of Biophys. & Electron. Eng., Genoa Univ., Italy"],"affiliations":[{"raw_affiliation_string":"Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"Dept. of Biophys. & Electron. Eng., Genoa Univ., Italy","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103049522","display_name":"Rodolfo Zunino","orcid":"https://orcid.org/0000-0002-2150-7076"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Zunino","raw_affiliation_strings":["Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","Dept. of Biophys. & Electron. Eng., Genoa Univ., Italy"],"affiliations":[{"raw_affiliation_string":"Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"Dept. of Biophys. & Electron. Eng., Genoa Univ., Italy","institution_ids":["https://openalex.org/I83816512"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089049257"],"corresponding_institution_ids":["https://openalex.org/I83816512"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19595467,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"669","last_page":"674"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7598520517349243},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6899247169494629},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6408151984214783},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6025664210319519},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5247036218643188},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5178813934326172},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5106161236763},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.49003589153289795},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4574841558933258},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.4272793233394623},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3906213641166687},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3459372818470001},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3395722210407257},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2522021532058716},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19202420115470886},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16421321034431458},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15380433201789856},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13678234815597534}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7598520517349243},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6899247169494629},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6408151984214783},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6025664210319519},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5247036218643188},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5178813934326172},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5106161236763},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.49003589153289795},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4574841558933258},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.4272793233394623},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3906213641166687},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3459372818470001},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3395722210407257},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2522021532058716},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19202420115470886},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16421321034431458},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15380433201789856},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13678234815597534},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ijcnn.2005.1555931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2005.1555931","pdf_url":null,"source":{"id":"https://openalex.org/S4363609022","display_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unige.it:11567/233734","is_oa":false,"landing_page_url":"http://hdl.handle.net/11567/233734","pdf_url":null,"source":{"id":"https://openalex.org/S4377196291","display_name":"CINECA IRIS Institutial Research Information System (University of Genoa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I83816512","host_organization_name":"University of Genoa","host_organization_lineage":["https://openalex.org/I83816512"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W183625566","https://openalex.org/W1484721950","https://openalex.org/W2083212528","https://openalex.org/W2116905890","https://openalex.org/W2139016795","https://openalex.org/W2141700268","https://openalex.org/W2735257755","https://openalex.org/W3015751240","https://openalex.org/W3149461773","https://openalex.org/W6628852983","https://openalex.org/W6677221634","https://openalex.org/W6680419907"],"related_works":["https://openalex.org/W1989850581","https://openalex.org/W108605771","https://openalex.org/W2097465621","https://openalex.org/W1529811691","https://openalex.org/W2148482302","https://openalex.org/W2188379963","https://openalex.org/W1964609106","https://openalex.org/W2800543810","https://openalex.org/W2082756771","https://openalex.org/W2111751849"],"abstract_inverted_index":{"A":[0],"modular":[1],"design":[2],"methodology":[3],"supports":[4],"CMOS":[5],"circuits":[6],"for":[7],"the":[8,12,19,35,38,42,65,68],"analog":[9],"implementation":[10],"of":[11,37,67],"soft-max":[13],"function.":[14],"An":[15],"optimization-based":[16],"strategy":[17],"allows":[18],"designer":[20],"to":[21,25,33],"fit":[22],"VLSI-technology":[23],"requirements":[24],"soft":[26],"max":[27],"mapping":[28],"accuracy.":[29],"Specific":[30],"circuit":[31],"solutions":[32],"both":[34],"approximation":[36],"exp()":[39],"function":[40],"and":[41,57],"normalizing":[43],"ratio":[44],"enhance":[45],"overall":[46],"effectiveness":[47],"by:":[48],"1)":[49],"reducing":[50],"VLSI":[51],"complexity,":[52],"2)":[53],"exploiting":[54],"inherent":[55],"parallelism,":[56],"3)":[58],"limiting":[59],"power":[60],"consumption.":[61],"Simulation":[62],"results":[63],"confirm":[64],"consistency":[66],"hardware":[69],"realization":[70],"with":[71],"theoretical":[72],"predictions.":[73]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}