{"id":"https://openalex.org/W1564034143","doi":"https://doi.org/10.1109/ijcnn.2005.1555908","title":"On Kolmogorov's superpositions: novel gates and circuits for nanoelectronics?","display_name":"On Kolmogorov's superpositions: novel gates and circuits for nanoelectronics?","publication_year":2006,"publication_date":"2006-01-05","ids":{"openalex":"https://openalex.org/W1564034143","doi":"https://doi.org/10.1109/ijcnn.2005.1555908","mag":"1564034143"},"language":"en","primary_location":{"id":"doi:10.1109/ijcnn.2005.1555908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2005.1555908","pdf_url":null,"source":{"id":"https://openalex.org/S4363609022","display_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103819348","display_name":"Valeriu Beiu","orcid":"https://orcid.org/0000-0001-8185-956X"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"V. Beiu","raw_affiliation_strings":["Sch. of Electr. Eng. & Comput. Sci., Washington State Univ., Pullman, WA, USA"],"affiliations":[{"raw_affiliation_string":"Sch. of Electr. Eng. & Comput. Sci., Washington State Univ., Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005888550","display_name":"A. Zawadzki","orcid":null},"institutions":[{"id":"https://openalex.org/I155093810","display_name":"University of Idaho","ror":"https://ror.org/03hbp5t65","country_code":"US","type":"education","lineage":["https://openalex.org/I155093810"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Zawadzki","raw_affiliation_strings":["Department of Biological and Agricultural Engineering, University of Idaho, Moscow, ID, USA"],"affiliations":[{"raw_affiliation_string":"Department of Biological and Agricultural Engineering, University of Idaho, Moscow, ID, USA","institution_ids":["https://openalex.org/I155093810"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103819348"],"corresponding_institution_ids":["https://openalex.org/I72951846"],"apc_list":null,"apc_paid":null,"fwci":1.8435,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.79715966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"651","last_page":"656"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6625694036483765},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6425209641456604},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.601181149482727},{"id":"https://openalex.org/keywords/circuit-minimization-for-boolean-functions","display_name":"Circuit minimization for Boolean functions","score":0.5916197896003723},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5753072500228882},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.529524028301239},{"id":"https://openalex.org/keywords/nanoelectronics","display_name":"Nanoelectronics","score":0.4687994122505188},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.45074209570884705},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4452906548976898},{"id":"https://openalex.org/keywords/boolean-expression","display_name":"Boolean expression","score":0.4223657250404358},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4124799966812134},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4122835695743561},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3767973482608795},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.36430788040161133},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30944499373435974},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.19616460800170898},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11428767442703247},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09831386804580688}],"concepts":[{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6625694036483765},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6425209641456604},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.601181149482727},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.5916197896003723},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5753072500228882},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.529524028301239},{"id":"https://openalex.org/C141400236","wikidata":"https://www.wikidata.org/wiki/Q1479544","display_name":"Nanoelectronics","level":2,"score":0.4687994122505188},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.45074209570884705},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4452906548976898},{"id":"https://openalex.org/C158465420","wikidata":"https://www.wikidata.org/wiki/Q1979515","display_name":"Boolean expression","level":3,"score":0.4223657250404358},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4124799966812134},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4122835695743561},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3767973482608795},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.36430788040161133},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30944499373435974},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.19616460800170898},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11428767442703247},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09831386804580688},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ijcnn.2005.1555908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ijcnn.2005.1555908","pdf_url":null,"source":{"id":"https://openalex.org/S4363609022","display_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":58,"referenced_works":["https://openalex.org/W1482060029","https://openalex.org/W1553313809","https://openalex.org/W1586313164","https://openalex.org/W1609370892","https://openalex.org/W1662824729","https://openalex.org/W1904242537","https://openalex.org/W1987980016","https://openalex.org/W1998578064","https://openalex.org/W2000078197","https://openalex.org/W2001617834","https://openalex.org/W2010039077","https://openalex.org/W2014719796","https://openalex.org/W2019024643","https://openalex.org/W2025152094","https://openalex.org/W2026208997","https://openalex.org/W2035087559","https://openalex.org/W2042729862","https://openalex.org/W2053677185","https://openalex.org/W2056575351","https://openalex.org/W2062182498","https://openalex.org/W2068701221","https://openalex.org/W2068864134","https://openalex.org/W2069312989","https://openalex.org/W2071828141","https://openalex.org/W2077695810","https://openalex.org/W2098546386","https://openalex.org/W2098730982","https://openalex.org/W2104285952","https://openalex.org/W2108671543","https://openalex.org/W2113146677","https://openalex.org/W2113364322","https://openalex.org/W2125010820","https://openalex.org/W2126685080","https://openalex.org/W2128415407","https://openalex.org/W2137780233","https://openalex.org/W2139513717","https://openalex.org/W2142796540","https://openalex.org/W2148972210","https://openalex.org/W2151029520","https://openalex.org/W2151847832","https://openalex.org/W2155296713","https://openalex.org/W2155853401","https://openalex.org/W2162433640","https://openalex.org/W4231019545","https://openalex.org/W4233518356","https://openalex.org/W4234162158","https://openalex.org/W4237060324","https://openalex.org/W4237970627","https://openalex.org/W4242519289","https://openalex.org/W4248087795","https://openalex.org/W4249636477","https://openalex.org/W4251483105","https://openalex.org/W4254449639","https://openalex.org/W4255800159","https://openalex.org/W6650811976","https://openalex.org/W6652717458","https://openalex.org/W6823668484","https://openalex.org/W6835480218"],"related_works":["https://openalex.org/W1976822807","https://openalex.org/W1568384982","https://openalex.org/W2516690985","https://openalex.org/W1953235205","https://openalex.org/W2149693580","https://openalex.org/W2063425181","https://openalex.org/W4377865033","https://openalex.org/W2786101043","https://openalex.org/W2728195892","https://openalex.org/W2136912537"],"abstract_inverted_index":{"Based":[0],"on":[1,50,99],"explicit":[2],"numerical":[3],"constructions":[4],"for":[5,41,97,145,153],"Kolmogorov's":[6],"superpositions":[7],"(KS)":[8],"linear":[9],"size":[10,31,70,109,133],"circuits":[11],"implementing":[12,42],"arbitrary":[13,43],"Boolean":[14,21,78],"functions":[15],"(BFs)":[16],"are":[17,124],"possible.":[18],"Because":[19],"classical":[20],"as":[22,24,150,152],"well":[23,151],"threshold":[25],"logic":[26,174],"(TL)":[27],"implementations,":[28],"require":[29],"exponential":[30],"in":[32,63],"the":[33,69,100,108,138,146,154,157,159,162],"worst":[34],"case,":[35],"it":[36],"follows":[37],"that,":[38],"size-optimal":[39],"solutions":[40],"BFs":[44,59],"should":[45],"rely":[46],"(at":[47],"least":[48],"partly)":[49],"KS-inspired":[51],"gates":[52,79,175],"(KGs).":[53],"In":[54],"this":[55],"paper,":[56],"we":[57,105,123],"examine":[58],"of":[60,102,148,156,169,172],"three":[61],"inputs":[62],"detail":[64],"and":[65,115,161,176],"show":[66,106],"that":[67,93,107,165],"even":[68,120],"given":[71],"by":[72],"KS":[73],"can":[74,117],"be":[75,82,118],"reduced":[76,119],"when":[77,111],"(BGs)":[80],"could":[81,135,166],"optimally":[83,112],"combined":[84],"with":[85],"KGs":[86,116],"(low":[87],"precision":[88],"analog":[89],"gates).":[90],"This":[91],"shows":[92],"there":[94],"is":[95],"room":[96],"improving":[98],"synthesis":[101],"BFs.":[103],"Finally,":[104],"obtained":[110],"combining":[113],"BGs":[114],"further":[121],"if":[122],"allowed":[125],"to":[126],"also":[127],"use":[128],"TL":[129],"gates.":[130],"Such":[131],"systematic":[132],"reductions":[134],"help":[136],"alleviate":[137],"challenging":[139],"power":[140],"consumption":[141],"problem.":[142],"They":[143],"advocate":[144],"design":[147,177],"KGs,":[149],"development":[155],"theory,":[158],"algorithms,":[160],"CAD":[163],"tools":[164],"take":[167],"advantage":[168],"optimal":[170],"combinations":[171],"different":[173],"styles.":[178]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}