{"id":"https://openalex.org/W4409561684","doi":"https://doi.org/10.1109/icvisp64524.2024.10959159","title":"A VLSI Architecture for MQ Arithmetic Encoder Supporting Three-Context Parallel Processing","display_name":"A VLSI Architecture for MQ Arithmetic Encoder Supporting Three-Context Parallel Processing","publication_year":2024,"publication_date":"2024-12-27","ids":{"openalex":"https://openalex.org/W4409561684","doi":"https://doi.org/10.1109/icvisp64524.2024.10959159"},"language":"en","primary_location":{"id":"doi:10.1109/icvisp64524.2024.10959159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvisp64524.2024.10959159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 8th International Conference on Vision, Image and Signal Processing (ICVISP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100438191","display_name":"Peijun Ma","orcid":"https://orcid.org/0000-0002-7000-4651"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Peijun Ma","raw_affiliation_strings":["Xidian University,Xi'an,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091862997","display_name":"Cong Yao","orcid":"https://orcid.org/0000-0002-6725-5089"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cong Yao","raw_affiliation_strings":["Xidian University,Xi'an,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000583035","display_name":"Jiangyi Shi","orcid":"https://orcid.org/0000-0002-8465-9528"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiangyi Shi","raw_affiliation_strings":["Xidian University,Xi'an,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5120698111","display_name":"Gouheng Zhao","orcid":"https://orcid.org/0000-0001-6449-8926"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gongzhi Zhao","raw_affiliation_strings":["Xidian University,Xi'an,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100438191"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25837794,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.734602689743042},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7342228293418884},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6262136697769165},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5876690745353699},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5787067413330078},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5638846158981323},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5329284071922302},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.523384690284729},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.495882123708725},{"id":"https://openalex.org/keywords/parallel-architecture","display_name":"Parallel architecture","score":0.41130900382995605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1855761706829071},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10249948501586914},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.05342286825180054}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.734602689743042},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7342228293418884},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6262136697769165},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5876690745353699},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5787067413330078},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5638846158981323},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5329284071922302},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.523384690284729},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.495882123708725},{"id":"https://openalex.org/C2985918086","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel architecture","level":3,"score":0.41130900382995605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1855761706829071},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10249948501586914},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.05342286825180054},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvisp64524.2024.10959159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvisp64524.2024.10959159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 8th International Conference on Vision, Image and Signal Processing (ICVISP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1927369396","https://openalex.org/W1971133274","https://openalex.org/W1999624297","https://openalex.org/W2062168582","https://openalex.org/W2127146424","https://openalex.org/W2289396282","https://openalex.org/W4313892921","https://openalex.org/W4327808053"],"related_works":["https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W101478184","https://openalex.org/W2011493107","https://openalex.org/W2136275268","https://openalex.org/W2117352813","https://openalex.org/W2001383311","https://openalex.org/W1977388510","https://openalex.org/W167776759","https://openalex.org/W2071069621"],"abstract_inverted_index":{"JPEG2000":[0,38,185],"is":[1,23,56,61,158],"a":[2,86,94,173,211],"popular":[3],"still":[4,17],"image":[5,18,188],"compression":[6,11,189],"standard,":[7],"which":[8,60,71,112,218],"has":[9,30],"excellent":[10],"performance":[12,181],"in":[13,58,108,135,162,184],"the":[14,32,42,45,50,64,115,119,124,132,192,198,221],"field":[15],"of":[16,37,44,49,118,129,179,202,223],"compression.":[19],"At":[20,191],"present,":[21],"it":[22],"widely":[24],"believed":[25],"that":[26],"MQ":[27,54,88,120,170],"arithmetic":[28,121],"encoder":[29,122,133,171],"become":[31],"most":[33],"critical":[34],"speed":[35,117],"bottleneck":[36],"algorithm":[39,51],"due":[40,62],"to":[41,63,79,104],"restriction":[43],"serial":[46,57],"execution":[47],"mode":[48],"itself.":[52],"The":[53,156,168],"encoding":[55],"nature,":[59],"high":[65,166,180],"dependence":[66],"between":[67],"adjacent":[68],"Cx-D":[69,106,141,149],"pairs":[70,107,142,150],"severely":[72],"affects":[73],"its":[74],"processing":[75,116,212],"speed.":[76],"In":[77,127],"order":[78],"solve":[80],"this":[81,83,136],"problem,":[82],"paper":[84,137],"proposes":[85],"multi-context":[87,207],"coding":[89,97],"hardware":[90,177],"architecture":[91,100,157],"based":[92,214],"on":[93,145,215],"partially":[95],"parallel":[96],"strategy.":[98],"This":[99],"can":[101,138],"process":[102,139],"up":[103],"three":[105],"one":[109],"clock":[110],"cycle,":[111],"greatly":[113,219],"improves":[114],"under":[123,153],"existing":[125],"architecture.":[126],"terms":[128],"overall":[130],"performance,":[131],"designed":[134],"2.64":[140],"per":[143,151],"cycle":[144],"average,":[146],"and":[147,186,209,226],"743.16":[148],"second":[152],"TSMC90nm":[154],"technology.":[155],"only":[159],"208399.66":[160],"units":[161],"area":[163],"while":[164],"achieving":[165],"throughput.":[167],"proposed":[169],"provides":[172],"useful":[174],"reference":[175],"for":[176],"implementation":[178],"algorithmic":[182],"encoders":[183],"other":[187],"standards.":[190],"same":[193],"time,":[194],"we":[195],"comprehensively":[196],"analyze":[197],"possible":[199],"output":[200],"scenarios":[201],"multi-bytecode":[203],"streams":[204],"caused":[205],"by":[206],"processing,":[208],"propose":[210],"structure":[213],"additional":[216],"pipeline,":[217],"reduces":[220],"number":[222],"module":[224],"fan-out":[225],"FIFOs.":[227]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}