{"id":"https://openalex.org/W2122223658","doi":"https://doi.org/10.1109/icvd.1997.568080","title":"Inductive verification of sequential circuits with a datapath","display_name":"Inductive verification of sequential circuits with a datapath","publication_year":2002,"publication_date":"2002-11-22","ids":{"openalex":"https://openalex.org/W2122223658","doi":"https://doi.org/10.1109/icvd.1997.568080","mag":"2122223658"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.1997.568080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1997.568080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Tenth International Conference on VLSI Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003667123","display_name":"Indrajit Chakrabarti","orcid":"https://orcid.org/0000-0003-4744-2132"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"I. Chakrabarti","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","Department of Computer Science and Engineering Indian Institute of Technology Kharagpur India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Department of Computer Science and Engineering Indian Institute of Technology Kharagpur India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000320359","display_name":"Dipankar Sarkar","orcid":"https://orcid.org/0000-0002-5970-3718"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"D. Sarkar","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","Indian Institute of technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of technology","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003426629","display_name":"A.K. Majumdar","orcid":"https://orcid.org/0000-0001-8248-0252"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A.K. Majumdar","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","Indian Institute of technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of technology","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1712988,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"226","last_page":"231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8816057443618774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7293065190315247},{"id":"https://openalex.org/keywords/lift","display_name":"Lift (data mining)","score":0.7127664685249329},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.49627429246902466},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4780707359313965},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4656888246536255},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.42657747864723206},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.42451241612434387},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2890337109565735},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2859649360179901},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15437808632850647},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.112027108669281},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.10709738731384277},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10612201690673828}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8816057443618774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7293065190315247},{"id":"https://openalex.org/C139002025","wikidata":"https://www.wikidata.org/wiki/Q3001212","display_name":"Lift (data mining)","level":2,"score":0.7127664685249329},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.49627429246902466},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4780707359313965},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4656888246536255},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.42657747864723206},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.42451241612434387},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2890337109565735},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2859649360179901},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15437808632850647},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.112027108669281},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.10709738731384277},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10612201690673828}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.1997.568080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1997.568080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Tenth International Conference on VLSI Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1565996669","https://openalex.org/W1567363020","https://openalex.org/W1607877490","https://openalex.org/W2022286645","https://openalex.org/W2033383995","https://openalex.org/W2160645305"],"related_works":["https://openalex.org/W2804025759","https://openalex.org/W2613207706","https://openalex.org/W2850293877","https://openalex.org/W2535130387","https://openalex.org/W2923293435","https://openalex.org/W2205347728","https://openalex.org/W2188166871","https://openalex.org/W1531819087","https://openalex.org/W2045651232","https://openalex.org/W2017650358"],"abstract_inverted_index":{"A":[0],"backward":[1],"reasoning":[2,20,36],"approach":[3,61],"to":[4,35],"verify":[5],"a":[6,25,53],"digital":[7],"circuit":[8],"is":[9,15,62],"described.":[10],"The":[11,29,47],"proposed":[12],"proof":[13,60],"procedure":[14],"an":[16],"augmentation":[17,30],"of":[18,24,44,58],"inductive":[19],"over":[21],"the":[22,32,39,45],"states":[23],"finite":[26],"state":[27],"machine.":[28],"addresses":[31],"issues":[33],"related":[34],"with":[37,52],"both":[38],"data":[40],"and":[41],"control":[42],"paths":[43],"circuit.":[46],"methodology":[48],"has":[49],"been":[50],"illustrated":[51],"lift":[54],"controller":[55],"example.":[56],"Limitation":[57],"this":[59],"also":[63],"identified.":[64]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}