{"id":"https://openalex.org/W2171002693","doi":"https://doi.org/10.1109/icvd.1995.512076","title":"Functional test generation for non-scan sequential circuits","display_name":"Functional test generation for non-scan sequential circuits","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2171002693","doi":"https://doi.org/10.1109/icvd.1995.512076","mag":"2171002693"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.1995.512076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1995.512076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Conference on VLSI Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://mpra.ub.uni-muenchen.de/84594/1/MPRA_paper_84594.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103583247","display_name":"M.K. Srinivas","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M.K. Srinivas","raw_affiliation_strings":["Indian Institute of Science, CAD Laboratory SERC, Bangalore, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, CAD Laboratory SERC, Bangalore, Karnataka, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111912813","display_name":"J. Jacob","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. Jacob","raw_affiliation_strings":["Department of ECE, Indian Institute of Science, Bangalore, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Indian Institute of Science, Bangalore, Karnataka, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061066826","display_name":"V.D. Agrawal","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V.D. Agrawal","raw_affiliation_strings":["AT&T Bell Laboratories Engineering Research Center, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT&T Bell Laboratories Engineering Research Center, Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51965588,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8436403274536133},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6994693279266357},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6796329617500305},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6639375686645508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6373881697654724},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5535545349121094},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.527021050453186},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5017704963684082},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4957219362258911},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4783698618412018},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4437357783317566},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.42090222239494324},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38881179690361023},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2627594470977783},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16141393780708313},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.06452202796936035}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8436403274536133},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6994693279266357},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6796329617500305},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6639375686645508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6373881697654724},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5535545349121094},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.527021050453186},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5017704963684082},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4957219362258911},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4783698618412018},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4437357783317566},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.42090222239494324},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38881179690361023},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2627594470977783},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16141393780708313},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.06452202796936035},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icvd.1995.512076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1995.512076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Conference on VLSI Design","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.iisc.ac.in:10822","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"},{"id":"pmh:oai::84594","is_oa":true,"landing_page_url":"https://eprints.iisc.ac.in/84594/1/Pro_iee_int_con_vls_des_1995","pdf_url":"https://mpra.ub.uni-muenchen.de/84594/1/MPRA_paper_84594.pdf","source":{"id":"https://openalex.org/S4306401429","display_name":"ePrints@IISc (Indian Institute of Science)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":{"id":"pmh:oai::84594","is_oa":true,"landing_page_url":"https://eprints.iisc.ac.in/84594/1/Pro_iee_int_con_vls_des_1995","pdf_url":"https://mpra.ub.uni-muenchen.de/84594/1/MPRA_paper_84594.pdf","source":{"id":"https://openalex.org/S4306401429","display_name":"ePrints@IISc (Indian Institute of Science)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2171002693.pdf","grobid_xml":"https://content.openalex.org/works/W2171002693.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W1593401011","https://openalex.org/W2034570505","https://openalex.org/W2036887642","https://openalex.org/W2063019582","https://openalex.org/W2083807469","https://openalex.org/W2085966211","https://openalex.org/W2088013285","https://openalex.org/W2112206779","https://openalex.org/W2118311746","https://openalex.org/W2146816098","https://openalex.org/W2170656697"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2140497172","https://openalex.org/W2132547051","https://openalex.org/W2166402441","https://openalex.org/W4252048065","https://openalex.org/W4253743993","https://openalex.org/W2157154381"],"abstract_inverted_index":{"The":[0],"feasibility":[1],"of":[2,33,44,71,88],"generating":[3],"high":[4],"quality":[5],"functional":[6,90],"test":[7],"vectors":[8],"for":[9],"sequential":[10,56],"circuits":[11,57],"using":[12],"the":[13,34,42,84,89],"Growth":[14],"(G)":[15],"and":[16,36,55,86],"Disappearance":[17],"(D)":[18],"fault":[19,38,51],"model":[20,39,46],"has":[21],"been":[22],"demonstrated":[23],"earlier.":[24],"In":[25],"this":[26,45],"paper":[27],"we":[28],"provide":[29,64],"a":[30,68,77],"theoretical":[31],"validation":[32],"G":[35],"D":[37],"by":[40],"proving":[41],"ability":[43],"to":[47],"guarantee":[48],"complete":[49],"stuck":[50],"coverage":[52],"in":[53],"combinational":[54],"synthesized":[58,72],"employing":[59],"algebraic":[60],"transformations.":[61],"We":[62],"also":[63],"experimental":[65],"results":[66],"on":[67],"wide":[69],"range":[70],"FSMs.":[73],"A":[74],"comparison":[75],"with":[76],"state-of-the-art":[78],"gate":[79],"level":[80],"ATPG":[81],"tool":[82],"demonstrates":[83],"efficiency":[85],"limitation":[87],"approach.":[91]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}