{"id":"https://openalex.org/W1483334923","doi":"https://doi.org/10.1109/icton.2015.7193417","title":"WDM-enabled optical RAM and optical cache memory architectures for Chip Multiprocessors","display_name":"WDM-enabled optical RAM and optical cache memory architectures for Chip Multiprocessors","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1483334923","doi":"https://doi.org/10.1109/icton.2015.7193417","mag":"1483334923"},"language":"en","primary_location":{"id":"doi:10.1109/icton.2015.7193417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icton.2015.7193417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 17th International Conference on Transparent Optical Networks (ICTON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108268623","display_name":"Theoni Alexoudi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093649","display_name":"Information Technologies Institute","ror":"https://ror.org/0069akp70","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210093649"]},{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]},{"id":"https://openalex.org/I4210134249","display_name":"Centre for Research and Technology Hellas","ror":"https://ror.org/03bndpq63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210134249"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Theoni Alexoudi","raw_affiliation_strings":["Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece","institution_ids":["https://openalex.org/I4210093649","https://openalex.org/I4210134249"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113721432","display_name":"Dimitrios Fitsios","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093649","display_name":"Information Technologies Institute","ror":"https://ror.org/0069akp70","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210093649"]},{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]},{"id":"https://openalex.org/I4210134249","display_name":"Centre for Research and Technology Hellas","ror":"https://ror.org/03bndpq63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210134249"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Fitsios","raw_affiliation_strings":["Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece","institution_ids":["https://openalex.org/I4210093649","https://openalex.org/I4210134249"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068041419","display_name":"Pavlos Maniotis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093649","display_name":"Information Technologies Institute","ror":"https://ror.org/0069akp70","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210093649"]},{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]},{"id":"https://openalex.org/I4210134249","display_name":"Centre for Research and Technology Hellas","ror":"https://ror.org/03bndpq63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210134249"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Pavlos Maniotis","raw_affiliation_strings":["Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece","institution_ids":["https://openalex.org/I4210093649","https://openalex.org/I4210134249"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040047191","display_name":"Christos Vagionas","orcid":"https://orcid.org/0000-0001-9494-3840"},"institutions":[{"id":"https://openalex.org/I4210093649","display_name":"Information Technologies Institute","ror":"https://ror.org/0069akp70","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210093649"]},{"id":"https://openalex.org/I4210134249","display_name":"Centre for Research and Technology Hellas","ror":"https://ror.org/03bndpq63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210134249"]},{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Chris Vagionas","raw_affiliation_strings":["Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece","institution_ids":["https://openalex.org/I4210093649","https://openalex.org/I4210134249"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015577610","display_name":"S. Papaioannou","orcid":"https://orcid.org/0000-0002-3344-2214"},"institutions":[{"id":"https://openalex.org/I4210134249","display_name":"Centre for Research and Technology Hellas","ror":"https://ror.org/03bndpq63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210134249"]},{"id":"https://openalex.org/I4210093649","display_name":"Information Technologies Institute","ror":"https://ror.org/0069akp70","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210093649"]},{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Sotirios Papaioannou","raw_affiliation_strings":["Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece","institution_ids":["https://openalex.org/I4210093649","https://openalex.org/I4210134249"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039904833","display_name":"Amalia Miliou","orcid":"https://orcid.org/0000-0002-6816-5237"},"institutions":[{"id":"https://openalex.org/I4210134249","display_name":"Centre for Research and Technology Hellas","ror":"https://ror.org/03bndpq63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210134249"]},{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]},{"id":"https://openalex.org/I4210093649","display_name":"Information Technologies Institute","ror":"https://ror.org/0069akp70","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210093649"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Amalia Miliou","raw_affiliation_strings":["Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece","institution_ids":["https://openalex.org/I4210093649","https://openalex.org/I4210134249"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079560946","display_name":"George T. Kanellos","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093649","display_name":"Information Technologies Institute","ror":"https://ror.org/0069akp70","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210093649"]},{"id":"https://openalex.org/I4210134249","display_name":"Centre for Research and Technology Hellas","ror":"https://ror.org/03bndpq63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210134249"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George T. Kanellos","raw_affiliation_strings":["Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece","institution_ids":["https://openalex.org/I4210093649","https://openalex.org/I4210134249"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063280455","display_name":"Nikos Pleros","orcid":"https://orcid.org/0000-0003-2931-4540"},"institutions":[{"id":"https://openalex.org/I4210134249","display_name":"Centre for Research and Technology Hellas","ror":"https://ror.org/03bndpq63","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210134249"]},{"id":"https://openalex.org/I4210093649","display_name":"Information Technologies Institute","ror":"https://ror.org/0069akp70","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210093649"]},{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikos Pleros","raw_affiliation_strings":["Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Information Technologies Institute, Centre for Research and Technology Hellas, Thessaloniki, Greece","institution_ids":["https://openalex.org/I4210093649","https://openalex.org/I4210134249"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5108268623"],"corresponding_institution_ids":["https://openalex.org/I21370196","https://openalex.org/I4210093649","https://openalex.org/I4210134249"],"apc_list":null,"apc_paid":null,"fwci":0.6006,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70991382,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7939400672912598},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5621886849403381},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5142626166343689},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4898364245891571},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.45514845848083496},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.45093804597854614},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44905877113342285},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44050922989845276},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.41664043068885803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38382580876350403},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36945992708206177},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3068397641181946},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11192107200622559}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7939400672912598},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5621886849403381},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5142626166343689},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4898364245891571},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.45514845848083496},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.45093804597854614},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44905877113342285},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44050922989845276},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41664043068885803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38382580876350403},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36945992708206177},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3068397641181946},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11192107200622559}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icton.2015.7193417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icton.2015.7193417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 17th International Conference on Transparent Optical Networks (ICTON)","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/3b822d0d-1f2d-4cb2-82c4-cb5e9c590192","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/3b822d0d-1f2d-4cb2-82c4-cb5e9c590192","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Alexoudi, T, Fitsios, D, Maniotis, P, Vagionas, C, Papaioannou, S, Miliou, A, Kanellos, G T & Pleros, N 2015, WDM-enabled optical RAM and optical cache memory architectures for Chip Multiprocessors. in ICTON 2015 - 17th International Conference on Transparent Optical Networks. vol. 2015-August, 7193417, IEEE Computer Society. https://doi.org/10.1109/ICTON.2015.7193417","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2004164565","https://openalex.org/W2033011784","https://openalex.org/W2035712519","https://openalex.org/W2038765177","https://openalex.org/W2048447012","https://openalex.org/W2092608522","https://openalex.org/W2166068440","https://openalex.org/W6658772285"],"related_works":["https://openalex.org/W4321458411","https://openalex.org/W2116106296","https://openalex.org/W254684032","https://openalex.org/W2782503170","https://openalex.org/W2354036839","https://openalex.org/W2546116848","https://openalex.org/W2043352873","https://openalex.org/W2296275612","https://openalex.org/W4248614727","https://openalex.org/W3048967625"],"abstract_inverted_index":{"The":[0],"rapid":[1],"increase":[2],"in":[3,47],"processor":[4],"throughput":[5],"is":[6],"currently":[7,127],"exceeding":[8],"the":[9,15,32,48,60,68,120,130],"electronic":[10],"memory":[11,54,73,109],"speed":[12],"progress,":[13],"forming":[14],"well-known":[16],"\u201cMemory":[17],"Wall\u201d":[18],"problem,":[19],"forcing":[20],"current":[21],"Chip":[22,114],"Multiprocessor":[23,115],"(CMP)":[24],"configurations":[25,116],"to":[26,58,103,119],"consume":[27],"more":[28],"than":[29],"50%":[30],"of":[31,50],"chip":[33],"real-estate":[34],"for":[35,62,113],"caching":[36],"purposes.":[37],"In":[38,82],"that":[39],"perspective,":[40],"optical":[41,93,98,107,123],"RAMs":[42],"storing":[43],"and":[44,117],"retrieving":[45],"information":[46],"form":[49],"light":[51],"with":[52,77,97],"ps-scale":[53],"access":[55],"times":[56],"seem":[57],"hold":[59],"potential":[61],"replacing":[63],"small-size":[64],"caches,":[65],"offering":[66],"at":[67],"same":[69],"time":[70],"a":[71,104],"cache":[72,108],"system":[74],"being":[75],"fully-compatible":[76],"optically":[78],"interconnected":[79],"CPU-memory":[80],"architectures.":[81],"this":[83],"article,":[84],"we":[85],"present":[86],"our":[87],"recent":[88],"work":[89],"spanning":[90],"from":[91],"WDM-enabled":[92],"RAM":[94,124],"bank":[95],"architectures":[96,126],"all-passive":[99],"row/column":[100],"decoder":[101],"modules":[102],"complete":[105],"16GHz":[106],"physical":[110],"layer":[111],"design":[112],"up":[118],"Si-based":[121],"integrated":[122],"cell":[125],"pursued":[128],"within":[129],"FP7":[131],"RAMPLAS":[132],"project.":[133]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}