{"id":"https://openalex.org/W4390337148","doi":"https://doi.org/10.1109/icta60488.2023.10363780","title":"A FinFET Integrated STT-MRAM with Triple Balanced Access Strategy","display_name":"A FinFET Integrated STT-MRAM with Triple Balanced Access Strategy","publication_year":2023,"publication_date":"2023-10-27","ids":{"openalex":"https://openalex.org/W4390337148","doi":"https://doi.org/10.1109/icta60488.2023.10363780"},"language":"en","primary_location":{"id":"doi:10.1109/icta60488.2023.10363780","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icta60488.2023.10363780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052560303","display_name":"Xinshu Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xinshu Xie","raw_affiliation_strings":["Southeast University,National ASIC System Engineering Center,Nanjing,China,210096"],"affiliations":[{"raw_affiliation_string":"Southeast University,National ASIC System Engineering Center,Nanjing,China,210096","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111102012","display_name":"Jiongzhe Su","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiongzhe Su","raw_affiliation_strings":["Southeast University,National ASIC System Engineering Center,Nanjing,China,210096"],"affiliations":[{"raw_affiliation_string":"Southeast University,National ASIC System Engineering Center,Nanjing,China,210096","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071772595","display_name":"Hao Zhang","orcid":"https://orcid.org/0000-0002-5765-940X"},"institutions":[{"id":"https://openalex.org/I4210110458","display_name":"Institute of Electronics","ror":"https://ror.org/01z143507","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210110458"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Zhang","raw_affiliation_strings":["Nanjing Research Institute of Electronics Technology,Nanjing,China,210000"],"affiliations":[{"raw_affiliation_string":"Nanjing Research Institute of Electronics Technology,Nanjing,China,210000","institution_ids":["https://openalex.org/I4210110458"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079498326","display_name":"Hao Cai","orcid":"https://orcid.org/0000-0001-9794-8049"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Cai","raw_affiliation_strings":["Southeast University,National ASIC System Engineering Center,Nanjing,China,210096"],"affiliations":[{"raw_affiliation_string":"Southeast University,National ASIC System Engineering Center,Nanjing,China,210096","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052560303"],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16951842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"64","issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7918698191642761},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5315062403678894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5186173915863037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4919409453868866},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47223448753356934},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4595858156681061},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4317072629928589},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43131494522094727},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4181501567363739},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36542415618896484},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.2863767743110657},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1758836805820465},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15243950486183167}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7918698191642761},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5315062403678894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5186173915863037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4919409453868866},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47223448753356934},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4595858156681061},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4317072629928589},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43131494522094727},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4181501567363739},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36542415618896484},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2863767743110657},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1758836805820465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15243950486183167},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icta60488.2023.10363780","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icta60488.2023.10363780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W987319274"],"related_works":["https://openalex.org/W3146164987","https://openalex.org/W2086829516","https://openalex.org/W2077498413","https://openalex.org/W2949498821","https://openalex.org/W2544913214","https://openalex.org/W1587041331","https://openalex.org/W1979534490","https://openalex.org/W1568633384","https://openalex.org/W2015620578","https://openalex.org/W1522428482"],"abstract_inverted_index":{"The":[0],"demand":[1],"for":[2,61,80,92],"area-efficient,":[3],"low-power":[4],"memory":[5],"circuits":[6,32],"is":[7,40,95,107],"increasing":[8],"exponentially":[9],"with":[10],"the":[11,75,121],"development":[12],"of":[13,30,77],"wearable":[14],"devices.":[15],"Emerging":[16],"FinFET":[17,64,112],"technology":[18],"drives":[19],"STT-MRAM":[20,31,62],"designs":[21],"to":[22,128,143],"better":[23],"meet":[24],"this":[25,67],"need.":[26],"However,":[27],"comprehensive":[28,98],"optimization":[29,99],"regarding":[33],"power":[34],"consumption,":[35],"area,":[36,101],"and":[37,74,103,131,138],"sensing":[38,55,93,104],"yield":[39,56],"still":[41],"a":[42,49,86],"severe":[43],"challenge.":[44],"This":[45],"work":[46],"focuses":[47],"on":[48,59,110],"low-power,":[50],"area-saving":[51],"access":[52],"strategy":[53],"without":[54],"loss":[57],"based":[58,109],"1T1MTJ":[60,94],"in":[63,100],"technology.":[65],"In":[66],"paper,":[68],"FinFET-based":[69],"MRAM":[70,81],"bitcells":[71],"are":[72,83],"constructed,":[73],"advantages":[76],"using":[78],"FinFETs":[79],"design":[82],"analyzed.":[84],"Moreover,":[85],"triple-balanced":[87],"voltage":[88],"sense":[89,123],"amplifier":[90,124],"(TB-VSA)":[91],"proposed,":[96],"offering":[97],"power,":[102],"yield.":[105],"Simulation":[106],"performed":[108],"14-nm":[111],"logic":[113],"process.":[114],"Monte":[115],"Carlo":[116],"(MC)":[117],"simulation":[118],"shows":[119],"that":[120],"proposed":[122],"exhibits":[125],"excellent":[126],"tolerance":[127],"PVT":[129],"variations,":[130],"it":[132],"achieves":[133],"at":[134],"least":[135],"47%":[136],"energy":[137],"35%":[139],"area":[140],"saving":[141],"compared":[142],"previous":[144],"works.":[145]},"counts_by_year":[],"updated_date":"2025-12-21T23:12:01.093139","created_date":"2025-10-10T00:00:00"}