{"id":"https://openalex.org/W4388562310","doi":"https://doi.org/10.1109/icstcc59206.2023.10308483","title":"Selective High-Latency Arithmetic Instruction Reuse in Multicore Processors","display_name":"Selective High-Latency Arithmetic Instruction Reuse in Multicore Processors","publication_year":2023,"publication_date":"2023-10-11","ids":{"openalex":"https://openalex.org/W4388562310","doi":"https://doi.org/10.1109/icstcc59206.2023.10308483"},"language":"en","primary_location":{"id":"doi:10.1109/icstcc59206.2023.10308483","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icstcc59206.2023.10308483","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 27th International Conference on System Theory, Control and Computing (ICSTCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071954509","display_name":"Claudiu Buduleci","orcid":"https://orcid.org/0000-0002-5471-2180"},"institutions":[{"id":"https://openalex.org/I124121301","display_name":"Lucian Blaga University of Sibiu","ror":"https://ror.org/026gdz537","country_code":"RO","type":"education","lineage":["https://openalex.org/I124121301"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Claudiu Buduleci","raw_affiliation_strings":["Lucian Blaga University of Sibiu,Computer Science and Electrical Engineering Department,Sibiu,Romania","Computer Science and Electrical Engineering Department, Lucian Blaga University of Sibiu, Sibiu, Romania"],"affiliations":[{"raw_affiliation_string":"Lucian Blaga University of Sibiu,Computer Science and Electrical Engineering Department,Sibiu,Romania","institution_ids":["https://openalex.org/I124121301"]},{"raw_affiliation_string":"Computer Science and Electrical Engineering Department, Lucian Blaga University of Sibiu, Sibiu, Romania","institution_ids":["https://openalex.org/I124121301"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048332365","display_name":"\u00c1rp\u00e1d Gell\u00e9rt","orcid":"https://orcid.org/0000-0002-5482-967X"},"institutions":[{"id":"https://openalex.org/I124121301","display_name":"Lucian Blaga University of Sibiu","ror":"https://ror.org/026gdz537","country_code":"RO","type":"education","lineage":["https://openalex.org/I124121301"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Arpad Gellert","raw_affiliation_strings":["Lucian Blaga University of Sibiu,Computer Science and Electrical Engineering Department,Sibiu,Romania","Computer Science and Electrical Engineering Department, Lucian Blaga University of Sibiu, Sibiu, Romania"],"affiliations":[{"raw_affiliation_string":"Lucian Blaga University of Sibiu,Computer Science and Electrical Engineering Department,Sibiu,Romania","institution_ids":["https://openalex.org/I124121301"]},{"raw_affiliation_string":"Computer Science and Electrical Engineering Department, Lucian Blaga University of Sibiu, Sibiu, Romania","institution_ids":["https://openalex.org/I124121301"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028941640","display_name":"Adrian Florea","orcid":"https://orcid.org/0000-0003-0278-4825"},"institutions":[{"id":"https://openalex.org/I124121301","display_name":"Lucian Blaga University of Sibiu","ror":"https://ror.org/026gdz537","country_code":"RO","type":"education","lineage":["https://openalex.org/I124121301"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Adrian Florea","raw_affiliation_strings":["Lucian Blaga University of Sibiu,Computer Science and Electrical Engineering Department,Sibiu,Romania","Computer Science and Electrical Engineering Department, Lucian Blaga University of Sibiu, Sibiu, Romania"],"affiliations":[{"raw_affiliation_string":"Lucian Blaga University of Sibiu,Computer Science and Electrical Engineering Department,Sibiu,Romania","institution_ids":["https://openalex.org/I124121301"]},{"raw_affiliation_string":"Computer Science and Electrical Engineering Department, Lucian Blaga University of Sibiu, Sibiu, Romania","institution_ids":["https://openalex.org/I124121301"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071954509"],"corresponding_institution_ids":["https://openalex.org/I124121301"],"apc_list":null,"apc_paid":null,"fwci":0.3076,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52559673,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"410","last_page":"415"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7805933952331543},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7084412574768066},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6436620354652405},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6401153206825256},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.6354497671127319},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6094578504562378},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5944777131080627},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5417538285255432},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5135279297828674},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.44397565722465515},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4281369745731354},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4220649302005768},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.42012926936149597},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4161375164985657},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.41385141015052795},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40893080830574036},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.24899345636367798},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2358236014842987},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08420911431312561}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7805933952331543},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7084412574768066},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6436620354652405},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6401153206825256},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.6354497671127319},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6094578504562378},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5944777131080627},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5417538285255432},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5135279297828674},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.44397565722465515},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4281369745731354},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4220649302005768},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.42012926936149597},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4161375164985657},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.41385141015052795},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40893080830574036},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.24899345636367798},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2358236014842987},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08420911431312561},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icstcc59206.2023.10308483","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icstcc59206.2023.10308483","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 27th International Conference on System Theory, Control and Computing (ICSTCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W1964857732","https://openalex.org/W1968206493","https://openalex.org/W1973268332","https://openalex.org/W2034062945","https://openalex.org/W2036853599","https://openalex.org/W2116539416","https://openalex.org/W2147657366","https://openalex.org/W2154001575","https://openalex.org/W2161522487","https://openalex.org/W2170382128","https://openalex.org/W2306817962","https://openalex.org/W2795002137","https://openalex.org/W2954344427","https://openalex.org/W3011314560","https://openalex.org/W3012406028","https://openalex.org/W3120587606","https://openalex.org/W4221161346","https://openalex.org/W4238549726","https://openalex.org/W4255701659","https://openalex.org/W4283660959","https://openalex.org/W4286210593","https://openalex.org/W4311263203","https://openalex.org/W6810628114"],"related_works":["https://openalex.org/W1741246166","https://openalex.org/W1508949720","https://openalex.org/W1855080238","https://openalex.org/W2890557332","https://openalex.org/W3048824278","https://openalex.org/W3022644913","https://openalex.org/W2077629192","https://openalex.org/W2164026451","https://openalex.org/W2062172248","https://openalex.org/W3087838380"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3,30,83,143],"present":[4],"an":[5,124,145],"original":[6],"contribution":[7],"which":[8,29],"augments":[9],"the":[10,34,47,64,92,97,100,103,110,113,119,138,154],"Intel":[11],"Nehalem":[12],"multicore":[13,68],"architecture":[14,24],"with":[15,63,153],"a":[16,54,59,67,86,132],"selective":[17],"high-latency":[18],"arithmetic":[19],"set-associative":[20,55],"reuse":[21,56,105,126],"buffer.":[22],"The":[23,51],"is":[25,58],"simulated":[26],"using":[27],"Sniper,":[28],"adapted":[31],"to":[32,71,129],"estimate":[33],"power":[35],"consumption,":[36],"area":[37],"of":[38,53,102,135,150],"integration":[39],"and":[40,78,99,108],"chip":[41,147],"temperature,":[42],"including":[43],"latency":[44],"modifications":[45],"for":[46,91],"newly":[48],"added":[49],"unit.":[50],"implementation":[52],"buffer":[57,106],"new":[60],"approach,":[61],"along":[62,152],"applicability":[65],"in":[66,156],"microprocessor,":[69],"applied":[70],"long-latency":[72],"arithmetical":[73],"instructions":[74],"targeting":[75],"dataflow":[76],"bottleneck":[77],"increasing":[79],"CPU":[80],"performance.":[81],"Additionally,":[82],"have":[84],"performed":[85],"manual":[87],"design":[88],"space":[89],"exploration":[90],"enhanced":[93],"microarchitecture,":[94],"by":[95],"varying":[96],"associativity":[98],"size":[101],"proposed":[104],"unit":[107],"evaluating":[109],"impact":[111],"on":[112,118],"interested":[114],"metrics.":[115],"Our":[116],"simulations":[117],"Splash":[120],"2":[121],"benchmarks,":[122],"revealed":[123],"average":[125,146],"rate":[127],"up":[128],"33.27%":[130],"allowing":[131],"maximum":[133],"speedup":[134],"6.56%.":[136],"While":[137],"energy":[139],"consumption":[140],"remains":[141],"stable,":[142],"see":[144],"temperature":[148],"reduction":[149],"2.8\u00b0C":[151],"increase":[155],"associativity.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-23T23:11:35.936235","created_date":"2025-10-10T00:00:00"}