{"id":"https://openalex.org/W1968769781","doi":"https://doi.org/10.1109/icpp.1994.89","title":"Digital Circuit Testing on a Network of Workstations","display_name":"Digital Circuit Testing on a Network of Workstations","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W1968769781","doi":"https://doi.org/10.1109/icpp.1994.89","mag":"1968769781"},"language":"en","primary_location":{"id":"doi:10.1109/icpp.1994.89","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpp.1994.89","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1994 International Conference on Parallel Processing Vol. 3","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080840307","display_name":"Sudhir Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"S. Srinivasan","raw_affiliation_strings":["Center for Semicustom Integrated Circuits, Department of Electrical Engineering, University of Virginia, Charlottesville, USA","University of Virginia , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Semicustom Integrated Circuits, Department of Electrical Engineering, University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"University of Virginia , USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044171543","display_name":"J.H. Aylor","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"J.H. Aylor","raw_affiliation_strings":["Center for Semicustom Integrated Circuits, Department of Electrical Engineering, University of Virginia, Charlottesville, USA","University of Virginia , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Semicustom Integrated Circuits, Department of Electrical Engineering, University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"University of Virginia , USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"118"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8174442052841187},{"id":"https://openalex.org/keywords/workstation","display_name":"Workstation","score":0.8037001490592957},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5362868309020996},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5034708380699158},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.45495644211769104},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.44767817854881287},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3783245086669922},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3713603615760803},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3306514322757721},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20556721091270447},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15936821699142456}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8174442052841187},{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.8037001490592957},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5362868309020996},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5034708380699158},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.45495644211769104},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.44767817854881287},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3783245086669922},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3713603615760803},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3306514322757721},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20556721091270447},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15936821699142456},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icpp.1994.89","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icpp.1994.89","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1994 International Conference on Parallel Processing Vol. 3","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2018100839","https://openalex.org/W2047307891","https://openalex.org/W2080267935","https://openalex.org/W3141450410"],"related_works":["https://openalex.org/W1984744919","https://openalex.org/W2770599040","https://openalex.org/W1901380330","https://openalex.org/W2132930690","https://openalex.org/W4248324254","https://openalex.org/W3017219868","https://openalex.org/W2901324294","https://openalex.org/W3009812692","https://openalex.org/W2105980483","https://openalex.org/W2075164989"],"abstract_inverted_index":{"This":[0,43],"paper":[1],"presents":[2],"preliminary":[3],"results":[4],"of":[5,12,35,48,57,68,74],"research":[6],"being":[7],"conducted":[8],"in":[9],"the":[10,46,60,63,69,82],"application":[11,61],"distributed/parallel":[13],"algorithms":[14],"to":[15,28,39],"automatic":[16],"test":[17],"pattern":[18],"generation":[19,73],"for":[20],"synchronous":[21],"sequential":[22],"circuits.":[23],"The":[24,65],"system":[25,71],"is":[26],"required":[27],"be":[29],"portable":[30],"across":[31],"a":[32,49,55],"wide":[33],"variety":[34],"architectures":[36],"-from":[37],"workstations":[38],"dedicated":[40],"parallel":[41,50],"machines.":[42],"requirement":[44],"necessitates":[45],"use":[47],"programming":[51],"environment":[52],"that":[53,80],"provides":[54],"layer":[56],"abstraction":[58],"between":[59],"and":[62],"hardware.":[64],"first":[66],"phase":[67],"proposed":[70],"involves":[72],"circuit":[75,83],"covers":[76],"-":[77],"input":[78],"patterns":[79],"control":[81],"outputs.":[84]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}