{"id":"https://openalex.org/W1576376413","doi":"https://doi.org/10.1109/icnn.1995.487384","title":"Realization of bidirectional associative memory using a pseudo-parallel searching approach","display_name":"Realization of bidirectional associative memory using a pseudo-parallel searching approach","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W1576376413","doi":"https://doi.org/10.1109/icnn.1995.487384","mag":"1576376413"},"language":"en","primary_location":{"id":"doi:10.1109/icnn.1995.487384","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icnn.1995.487384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of ICNN'95 - International Conference on Neural Networks","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111534067","display_name":"In-Hau Horng","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"In-Hau Horng","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077220045"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.05057954,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"3","issue":null,"first_page":"1502","last_page":"1507"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8028583526611328},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.7256089448928833},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7202351093292236},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6752886176109314},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.5878964066505432},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.5654116868972778},{"id":"https://openalex.org/keywords/simplicity","display_name":"Simplicity","score":0.5565756559371948},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5372357964515686},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5248109102249146},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5171598792076111},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5117194652557373},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5002462863922119},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47654205560684204},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42746999859809875},{"id":"https://openalex.org/keywords/magic","display_name":"MAGIC (telescope)","score":0.4197399318218231},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41443753242492676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34163376688957214},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0970781147480011},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.0888776183128357},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07773211598396301}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8028583526611328},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.7256089448928833},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7202351093292236},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6752886176109314},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.5878964066505432},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.5654116868972778},{"id":"https://openalex.org/C2776372474","wikidata":"https://www.wikidata.org/wiki/Q508291","display_name":"Simplicity","level":2,"score":0.5565756559371948},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5372357964515686},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5248109102249146},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5171598792076111},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5117194652557373},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5002462863922119},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47654205560684204},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42746999859809875},{"id":"https://openalex.org/C2777704519","wikidata":"https://www.wikidata.org/wiki/Q45732","display_name":"MAGIC (telescope)","level":2,"score":0.4197399318218231},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41443753242492676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34163376688957214},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0970781147480011},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0888776183128357},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07773211598396301},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icnn.1995.487384","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icnn.1995.487384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of ICNN'95 - International Conference on Neural Networks","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1555253106","https://openalex.org/W1578671836","https://openalex.org/W2028745254","https://openalex.org/W2074279393","https://openalex.org/W2082250795","https://openalex.org/W2095425517","https://openalex.org/W2097083895","https://openalex.org/W2103230821","https://openalex.org/W2111926818","https://openalex.org/W2120509176","https://openalex.org/W2130311435","https://openalex.org/W2142678057","https://openalex.org/W2152958328","https://openalex.org/W2153012070","https://openalex.org/W4251013638"],"related_works":["https://openalex.org/W2049114128","https://openalex.org/W2107697999","https://openalex.org/W1984090010","https://openalex.org/W1902246517","https://openalex.org/W1974468537","https://openalex.org/W279701215","https://openalex.org/W3103704822","https://openalex.org/W2282934097","https://openalex.org/W2047264287","https://openalex.org/W2104200744"],"abstract_inverted_index":{"A":[0],"simple":[1],"and":[2,66,86,113],"high":[3],"speed":[4,62],"realization":[5],"of":[6,29,47,50,58,63,83,96],"bidirectional":[7],"associative":[8],"memory":[9],"(BAM)":[10],"with":[11],"dynamic":[12],"storage":[13],"is":[14,32],"presented.":[15],"Although":[16],"the":[17,27,30,35,48,51,53,56,59,61,64,67,84,94,97,104],"BAM":[18,31],"has":[19],"been":[20],"proved":[21],"to":[22,44,108],"be":[23,109],"a":[24,110],"stable":[25],"system,":[26],"capacity":[28,49],"small":[33],"if":[34],"original":[36],"evolutions":[37],"are":[38,76,90],"employed.":[39],"Hence,":[40],"in":[41,70,78],"order":[42],"not":[43],"lose":[45],"any":[46],"BAM,":[52],"authors":[54],"consider":[55],"simplicity":[57],"design,":[60],"architecture,":[65],"pseudo-parallel":[68],"searching":[69],"this":[71,79],"implementation.":[72],"Only":[73],"digital":[74],"circuits":[75],"employed":[77],"chip.":[80],"MAGIC":[81],"layouts":[82],"chip":[85,98],"IRSIM":[87],"simulation":[88],"results":[89],"presented,":[91],"which":[92],"confirms":[93],"performance":[95],"design.":[99,115],"The":[100],"proposed":[101],"architecture":[102],"for":[103],"implementation":[105],"turns":[106],"out":[107],"scalable,":[111],"regular,":[112],"dense":[114]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
