{"id":"https://openalex.org/W2899777922","doi":"https://doi.org/10.1109/icmcs.2018.8525972","title":"Design Methodology Proposal of Digital Predistorter Using Matlab and Modelsim Cosimulation","display_name":"Design Methodology Proposal of Digital Predistorter Using Matlab and Modelsim Cosimulation","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2899777922","doi":"https://doi.org/10.1109/icmcs.2018.8525972","mag":"2899777922"},"language":"en","primary_location":{"id":"doi:10.1109/icmcs.2018.8525972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icmcs.2018.8525972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 6th International Conference on Multimedia Computing and Systems (ICMCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085960277","display_name":"Haithem Rezgui","orcid":"https://orcid.org/0009-0008-4783-9504"},"institutions":[{"id":"https://openalex.org/I179097149","display_name":"University of Carthage","ror":"https://ror.org/057x6za15","country_code":"TN","type":"education","lineage":["https://openalex.org/I179097149"]}],"countries":["TN"],"is_corresponding":true,"raw_author_name":"Haithem Rezgui","raw_affiliation_strings":["GRESCOM Lab, SUP\u2019COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia","GRESCOM Lab, SUP'COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia"],"affiliations":[{"raw_affiliation_string":"GRESCOM Lab, SUP\u2019COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia","institution_ids":["https://openalex.org/I179097149"]},{"raw_affiliation_string":"GRESCOM Lab, SUP'COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia","institution_ids":["https://openalex.org/I179097149"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017367856","display_name":"Fatma Rouissi","orcid":"https://orcid.org/0000-0001-9404-9179"},"institutions":[{"id":"https://openalex.org/I179097149","display_name":"University of Carthage","ror":"https://ror.org/057x6za15","country_code":"TN","type":"education","lineage":["https://openalex.org/I179097149"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Fatma Rouissi","raw_affiliation_strings":["GRESCOM Lab, SUP\u2019COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia","GRESCOM Lab, SUP'COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia"],"affiliations":[{"raw_affiliation_string":"GRESCOM Lab, SUP\u2019COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia","institution_ids":["https://openalex.org/I179097149"]},{"raw_affiliation_string":"GRESCOM Lab, SUP'COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia","institution_ids":["https://openalex.org/I179097149"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107330319","display_name":"Adel Ghazel","orcid":"https://orcid.org/0000-0001-5286-2110"},"institutions":[{"id":"https://openalex.org/I179097149","display_name":"University of Carthage","ror":"https://ror.org/057x6za15","country_code":"TN","type":"education","lineage":["https://openalex.org/I179097149"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Adel Ghazel","raw_affiliation_strings":["GRESCOM Lab, SUP\u2019COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia","GRESCOM Lab, SUP'COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia"],"affiliations":[{"raw_affiliation_string":"GRESCOM Lab, SUP\u2019COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia","institution_ids":["https://openalex.org/I179097149"]},{"raw_affiliation_string":"GRESCOM Lab, SUP'COM, University of Carthage Cit\u00e9 technologique des communications El Ghazala, Ariana, Tunisia","institution_ids":["https://openalex.org/I179097149"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085960277"],"corresponding_institution_ids":["https://openalex.org/I179097149"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11501236,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.9884839057922363},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8804073333740234},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8315883874893188},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.6776769161224365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6698364019393921},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5395355224609375},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5208942890167236},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4998209476470947},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.4596708416938782},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4163956642150879},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3514130115509033},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15145382285118103},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09735143184661865},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.08668908476829529}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.9884839057922363},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8804073333740234},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8315883874893188},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.6776769161224365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6698364019393921},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5395355224609375},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5208942890167236},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4998209476470947},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.4596708416938782},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4163956642150879},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3514130115509033},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15145382285118103},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09735143184661865},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.08668908476829529},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icmcs.2018.8525972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icmcs.2018.8525972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 6th International Conference on Multimedia Computing and Systems (ICMCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310537","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1974947235","https://openalex.org/W1987683007","https://openalex.org/W2023383070","https://openalex.org/W2029710733","https://openalex.org/W2043092066","https://openalex.org/W2097897435","https://openalex.org/W2101871903","https://openalex.org/W2127528731","https://openalex.org/W2152826719","https://openalex.org/W2161181093","https://openalex.org/W2164960051","https://openalex.org/W2165745488","https://openalex.org/W2169848517","https://openalex.org/W2170265514","https://openalex.org/W2240386274","https://openalex.org/W2296616510","https://openalex.org/W2313179380","https://openalex.org/W2317133390","https://openalex.org/W2499837026","https://openalex.org/W2737571781","https://openalex.org/W2780913761","https://openalex.org/W4250955649","https://openalex.org/W6690225512","https://openalex.org/W6723999974"],"related_works":["https://openalex.org/W2080235730","https://openalex.org/W2534868112","https://openalex.org/W2373124540","https://openalex.org/W2694160303","https://openalex.org/W4297665406","https://openalex.org/W3028347934","https://openalex.org/W2387631519","https://openalex.org/W2749962643","https://openalex.org/W2784192210","https://openalex.org/W2899777922"],"abstract_inverted_index":{"This":[0],"paper":[1],"details":[2],"the":[3,12,23,26,30,41,48,64,86,91,94,125,133,138,142],"design":[4,24,96],"of":[5,25,44,76,93,132],"a":[6,52,100],"Digital":[7],"Predistorter":[8],"(DPD)":[9],"based":[10],"on":[11],"Simplified":[13],"Volterra":[14],"Series":[15],"(SVS)":[16],"model.":[17,50],"Our":[18],"main":[19],"contributions":[20],"concern":[21],"first":[22],"predistorter":[27,127],"unit":[28],"using":[29,99],"Look":[31],"Up":[32],"Table":[33],"(LUT)":[34],"method":[35],"without":[36],"additional":[37],"algorithms":[38],"to":[39,62,84],"decrease":[40],"high":[42],"number":[43],"coefficients":[45],"required":[46,77],"for":[47],"PA":[49],"Then,":[51],"Matlab":[53],"and":[54,60],"Modelsim":[55],"cosimulation":[56],"approach":[57],"is":[58,122],"discussed":[59],"performed":[61],"evaluate":[63],"proposed":[65,87,95],"DPD":[66],"architecture,":[67],"in":[68,74,137],"particular":[69],"synthesis":[70],"results":[71],"are":[72,97],"presented":[73],"terms":[75],"Field":[78],"Programmable":[79],"Gate":[80],"Array":[81],"(FPGA)":[82],"resources":[83],"implement":[85],"predistorter.":[88],"In":[89],"addition,":[90],"performances":[92],"verified":[98],"class":[101],"AB":[102],"GaN":[103],"Power":[104,145],"Amplifier":[105],"(PA)":[106],"driven":[107],"by":[108],"one":[109],"carrier":[110],"Long":[111],"Term":[112],"Evolution-Advanced":[113],"(LTE-A)":[114],"signal":[115],"with":[116],"20":[117],"MHz":[118],"channel":[119],"bandwidth.":[120],"It":[121],"proven":[123],"that":[124],"LUT":[126],"occupies":[128],"only":[129],"55":[130],"%":[131],"multipliers":[134],"(DSP48E1)":[135],"available":[136],"Zynq-7000":[139],"FPGA.":[140],"Also,":[141],"Adjacent":[143],"Channel":[144],"Ratio":[146],"(ACPR)":[147],"attains":[148],"more":[149],"than":[150],"-45":[151],"dB.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}