{"id":"https://openalex.org/W4390606148","doi":"https://doi.org/10.1109/icm60448.2023.10378891","title":"An Adaptive Analytical FPGA Placement flow based on Reinforcement Learning","display_name":"An Adaptive Analytical FPGA Placement flow based on Reinforcement Learning","publication_year":2023,"publication_date":"2023-12-17","ids":{"openalex":"https://openalex.org/W4390606148","doi":"https://doi.org/10.1109/icm60448.2023.10378891"},"language":"en","primary_location":{"id":"doi:10.1109/icm60448.2023.10378891","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icm60448.2023.10378891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093657758","display_name":"C. Barn","orcid":null},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"C. Barn","raw_affiliation_strings":["University of Guelph, School of Computer Science/Engineering,Guelph,Canada,N1G 2W1"],"affiliations":[{"raw_affiliation_string":"University of Guelph, School of Computer Science/Engineering,Guelph,Canada,N1G 2W1","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054590602","display_name":"Steven Vermeulen","orcid":null},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Vermeulen","raw_affiliation_strings":["University of Guelph, School of Computer Science/Engineering,Guelph,Canada,N1G 2W1"],"affiliations":[{"raw_affiliation_string":"University of Guelph, School of Computer Science/Engineering,Guelph,Canada,N1G 2W1","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011873620","display_name":"Shawki Areibi","orcid":"https://orcid.org/0000-0003-4832-0911"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Areibi","raw_affiliation_strings":["University of Guelph, School of Computer Science/Engineering,Guelph,Canada,N1G 2W1"],"affiliations":[{"raw_affiliation_string":"University of Guelph, School of Computer Science/Engineering,Guelph,Canada,N1G 2W1","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068888605","display_name":"Gary Gr\u00e9wal","orcid":"https://orcid.org/0000-0003-0845-6929"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G. Grewal","raw_affiliation_strings":["University of Guelph, School of Computer Science/Engineering,Guelph,Canada,N1G 2W1"],"affiliations":[{"raw_affiliation_string":"University of Guelph, School of Computer Science/Engineering,Guelph,Canada,N1G 2W1","institution_ids":["https://openalex.org/I79817857"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5093657758"],"corresponding_institution_ids":["https://openalex.org/I79817857"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17560651,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"abs/1707","issue":null,"first_page":"178","last_page":"183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8686509728431702},{"id":"https://openalex.org/keywords/reinforcement-learning","display_name":"Reinforcement learning","score":0.7957762479782104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7446900606155396},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6160212755203247},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5195767879486084},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4536910653114319},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.41622209548950195},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4010505676269531},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3691102862358093},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3526368737220764},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33797386288642883},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1801607608795166},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.16557687520980835},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15805017948150635},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.06680485606193542}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8686509728431702},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.7957762479782104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7446900606155396},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6160212755203247},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5195767879486084},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4536910653114319},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.41622209548950195},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4010505676269531},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3691102862358093},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3526368737220764},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33797386288642883},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1801607608795166},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.16557687520980835},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15805017948150635},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.06680485606193542},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm60448.2023.10378891","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icm60448.2023.10378891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W41554520","https://openalex.org/W1975727208","https://openalex.org/W2729884336","https://openalex.org/W2736601468","https://openalex.org/W2738078952","https://openalex.org/W2770762651","https://openalex.org/W2897505503","https://openalex.org/W3197603378","https://openalex.org/W4313854516","https://openalex.org/W4387123818","https://openalex.org/W6741002519"],"related_works":["https://openalex.org/W4399458808","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W3183044703","https://openalex.org/W2831860248","https://openalex.org/W2367794224","https://openalex.org/W2072850836","https://openalex.org/W1968650434","https://openalex.org/W2105610663","https://openalex.org/W1996607072"],"abstract_inverted_index":{"Maximizing":[0],"solution":[1],"quality":[2],"and":[3,54,63,85],"minimizing":[4],"CPU":[5],"time":[6],"are":[7,65],"two":[8],"competing":[9],"objectives":[10],"in":[11,47,83,87,91,97],"developing":[12],"Field":[13],"Programmable":[14],"Gate":[15],"Array":[16],"(FPGA)":[17],"placement":[18,43,70,101],"tools.":[19],"Placement":[20,72],"tools":[21,51],"utilize":[22],"a":[23,41,68,98],"number":[24],"of":[25,93],"optimizations":[26,59],"that":[27],"may":[28,60],"benefit":[29],"one":[30],"objective":[31],"while":[32],"sacrificing":[33],"the":[34,76],"other.":[35],"In":[36],"this":[37],"paper,":[38],"we":[39],"explore":[40],"reinforcement-learning":[42],"agent":[44,78],"for":[45,67],"use":[46],"established":[48],"FPGA":[49],"placements":[50],"to":[52],"efficiently":[53],"dynamically":[55],"determine":[56],"which":[57,64],"costly":[58],"be":[61],"avoided":[62],"necessary":[66],"given":[69],"problem.":[71],"flows":[73],"guided":[74],"by":[75],"proposed":[77],"achieve":[79],"8.63%":[80],"average":[81,89],"improvement":[82],"runtime":[84],"result":[86],"an":[88],"reduction":[90],"wirelength":[92],"1.5%":[94],"when":[95],"deployed":[96],"state-of-the-art":[99],"academic":[100],"tool.":[102]},"counts_by_year":[],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}