{"id":"https://openalex.org/W2787725056","doi":"https://doi.org/10.1109/icm.2017.8268889","title":"Implementation of a bidirecional serial communication protocol using shared channel","display_name":"Implementation of a bidirecional serial communication protocol using shared channel","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2787725056","doi":"https://doi.org/10.1109/icm.2017.8268889","mag":"2787725056"},"language":"en","primary_location":{"id":"doi:10.1109/icm.2017.8268889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2017.8268889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 29th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034376508","display_name":"Alexandre Z. Rodrigues","orcid":null},"institutions":[{"id":"https://openalex.org/I8165072","display_name":"Universidade Federal de Itajub\u00e1","ror":"https://ror.org/00235nr42","country_code":"BR","type":"education","lineage":["https://openalex.org/I8165072"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Alexandre Z. Rodrigues","raw_affiliation_strings":["Universidade Federal de Itajub\u00e1, Brasil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Itajub\u00e1, Brasil","institution_ids":["https://openalex.org/I8165072"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085951867","display_name":"Robson Luiz Moreno","orcid":"https://orcid.org/0000-0002-1938-7685"},"institutions":[{"id":"https://openalex.org/I8165072","display_name":"Universidade Federal de Itajub\u00e1","ror":"https://ror.org/00235nr42","country_code":"BR","type":"education","lineage":["https://openalex.org/I8165072"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Robson L. Moreno","raw_affiliation_strings":["Universidade Federal de Itajub\u00e1, Brasil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Itajub\u00e1, Brasil","institution_ids":["https://openalex.org/I8165072"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078848946","display_name":"Paulo Crepaldi","orcid":"https://orcid.org/0000-0002-8637-1819"},"institutions":[{"id":"https://openalex.org/I8165072","display_name":"Universidade Federal de Itajub\u00e1","ror":"https://ror.org/00235nr42","country_code":"BR","type":"education","lineage":["https://openalex.org/I8165072"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Paulo C. Crepaldi","raw_affiliation_strings":["Universidade Federal de Itajub\u00e1, Brasil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Itajub\u00e1, Brasil","institution_ids":["https://openalex.org/I8165072"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090433651","display_name":"Tales Cleber Pimenta","orcid":"https://orcid.org/0000-0002-2791-7332"},"institutions":[{"id":"https://openalex.org/I8165072","display_name":"Universidade Federal de Itajub\u00e1","ror":"https://ror.org/00235nr42","country_code":"BR","type":"education","lineage":["https://openalex.org/I8165072"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Tales C. Pimenta","raw_affiliation_strings":["Universidade Federal de Itajub\u00e1, Brasil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Itajub\u00e1, Brasil","institution_ids":["https://openalex.org/I8165072"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034376508"],"corresponding_institution_ids":["https://openalex.org/I8165072"],"apc_list":null,"apc_paid":null,"fwci":0.1275,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.50427126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8006703853607178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7819795608520508},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.6993190050125122},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6648331880569458},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5882893800735474},{"id":"https://openalex.org/keywords/communications-protocol","display_name":"Communications protocol","score":0.5866796374320984},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5641359686851501},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5138302445411682},{"id":"https://openalex.org/keywords/communications-system","display_name":"Communications system","score":0.4825293719768524},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4615497589111328},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43978118896484375},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24892055988311768}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8006703853607178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7819795608520508},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.6993190050125122},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6648331880569458},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5882893800735474},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.5866796374320984},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5641359686851501},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5138302445411682},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.4825293719768524},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4615497589111328},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43978118896484375},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24892055988311768},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm.2017.8268889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2017.8268889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 29th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1985115778","https://openalex.org/W1985803559","https://openalex.org/W2070736430","https://openalex.org/W2134917170"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2326497555","https://openalex.org/W2390885485","https://openalex.org/W2013026785","https://openalex.org/W2359236848","https://openalex.org/W2168431997","https://openalex.org/W2151606410","https://openalex.org/W2108482574","https://openalex.org/W4235840677"],"abstract_inverted_index":{"Ultra-dense":[0],"array":[1],"of":[2,49,96,112],"Electroencephalogram":[3],"(EEG)":[4],"may":[5,54],"contain":[6],"256":[7],"or":[8],"even":[9],"512":[10],"electrodes,":[11],"which":[12],"offers":[13],"a":[14,23,30,38,47,109,115,122,135,146],"challenge":[15],"to":[16,43,85,92],"provide":[17],"intercommunication":[18],"between":[19,34],"each":[20,52,86],"electrode":[21,53,87],"and":[22,37,61,68,75,125,143],"central":[24],"communication":[25,33,78,105,119],"hub.":[26],"This":[27],"article":[28],"presents":[29],"solution":[31],"for":[32],"several":[35],"electrodes":[36,127],"hub,":[39],"in":[40,114,141,145],"same":[41],"channel,":[42],"be":[44,55,72,80,89],"implemented":[45,140,148],"by":[46],"pair":[48],"wires.":[50],"Since":[51],"differently":[56],"located":[57],"over":[58],"the":[59,77,93,129],"scalp,":[60],"since":[62],"they":[63,70],"can":[64],"perform":[65],"signal":[66],"amplification":[67],"filtering,":[69],"must":[71,79],"individually":[73],"configured,":[74],"thus":[76],"bidirectional.":[81],"A":[82],"dedicated":[83],"channel":[84],"would":[88],"unfeasible":[90],"due":[91],"large":[94,110],"number":[95,111],"wiring.":[97],"Thus,":[98],"we":[99],"have":[100],"developed":[101],"an":[102],"asynchronous":[103],"bidirectional":[104],"protocol":[106,138],"that":[107],"allows":[108],"devices":[113],"single":[116,123],"channel.":[117],"The":[118,137],"hub":[120],"acts":[121],"master":[124],"all":[126],"are":[128],"slaves,":[130],"but":[131],"only":[132],"one":[133],"at":[134],"time.":[136],"was":[139],"Verilog":[142],"validated":[144],"system":[147],"with":[149],"FPGA":[150],"boards.":[151]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}