{"id":"https://openalex.org/W3173189547","doi":"https://doi.org/10.1109/icit46573.2021.9453471","title":"Versatile SoC architecture for integration of HW accelerators in power electronics applications","display_name":"Versatile SoC architecture for integration of HW accelerators in power electronics applications","publication_year":2021,"publication_date":"2021-03-10","ids":{"openalex":"https://openalex.org/W3173189547","doi":"https://doi.org/10.1109/icit46573.2021.9453471","mag":"3173189547"},"language":"en","primary_location":{"id":"doi:10.1109/icit46573.2021.9453471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icit46573.2021.9453471","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd IEEE International Conference on Industrial Technology (ICIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003464244","display_name":"E. Diaz","orcid":"https://orcid.org/0000-0003-0005-6517"},"institutions":[{"id":"https://openalex.org/I189268942","display_name":"Universidad de Alcal\u00e1","ror":"https://ror.org/04pmn0e78","country_code":"ES","type":"education","lineage":["https://openalex.org/I189268942"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Edel Diaz Llerena","raw_affiliation_strings":["University of Alcala,Alcalá de Henares,Spain"],"affiliations":[{"raw_affiliation_string":"University of Alcala,Alcalá de Henares,Spain","institution_ids":["https://openalex.org/I189268942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038812318","display_name":"Ra\u00fal Mateos Gil","orcid":null},"institutions":[{"id":"https://openalex.org/I189268942","display_name":"Universidad de Alcal\u00e1","ror":"https://ror.org/04pmn0e78","country_code":"ES","type":"education","lineage":["https://openalex.org/I189268942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Raul Mateos Gil","raw_affiliation_strings":["University of Alcala,Alcalá de Henares,Spain"],"affiliations":[{"raw_affiliation_string":"University of Alcala,Alcalá de Henares,Spain","institution_ids":["https://openalex.org/I189268942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045926336","display_name":"Javier Pavon Luque","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Javier Pavon Luque","raw_affiliation_strings":["Norvento Enerxía,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Norvento Enerxía,Madrid,Spain","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042504643","display_name":"Daniel Calvo Guill\u00e9n","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel Calvo Guillen","raw_affiliation_strings":["Norvento Enerxía,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Norvento Enerxía,Madrid,Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5003464244"],"corresponding_institution_ids":["https://openalex.org/I189268942"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08062538,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"817","last_page":"822"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6915111541748047},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6818666458129883},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6784981489181519},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6102175712585449},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.5562477707862854},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5275787115097046},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5176711082458496},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5122835040092468},{"id":"https://openalex.org/keywords/maintainability","display_name":"Maintainability","score":0.5018463134765625},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44085219502449036},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.43244606256484985},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.18060433864593506},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17904850840568542},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16735324263572693},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12308278679847717}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6915111541748047},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6818666458129883},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6784981489181519},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6102175712585449},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.5562477707862854},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5275787115097046},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5176711082458496},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5122835040092468},{"id":"https://openalex.org/C160713754","wikidata":"https://www.wikidata.org/wiki/Q1389965","display_name":"Maintainability","level":2,"score":0.5018463134765625},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44085219502449036},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.43244606256484985},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.18060433864593506},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17904850840568542},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16735324263572693},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12308278679847717},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icit46573.2021.9453471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icit46573.2021.9453471","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd IEEE International Conference on Industrial Technology (ICIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1501569833","https://openalex.org/W1591070193","https://openalex.org/W1595370658","https://openalex.org/W1944055092","https://openalex.org/W2009464643","https://openalex.org/W2021061487","https://openalex.org/W2031416662","https://openalex.org/W2060943953","https://openalex.org/W2160496387","https://openalex.org/W2265248459","https://openalex.org/W2343695530","https://openalex.org/W2724385931","https://openalex.org/W3009987369","https://openalex.org/W6635333000","https://openalex.org/W7037013575"],"related_works":["https://openalex.org/W4282938614","https://openalex.org/W2160765347","https://openalex.org/W1784325190","https://openalex.org/W2505444316","https://openalex.org/W2372410743","https://openalex.org/W2064378805","https://openalex.org/W2580033583","https://openalex.org/W2101422923","https://openalex.org/W2112885082","https://openalex.org/W2392451010"],"abstract_inverted_index":{"The":[0,37,52,102,117],"use":[1],"of":[2,10,48,63,111],"high-level":[3],"synthesis":[4],"(HLS)":[5],"tools":[6],"for":[7,28],"HW":[8,31,50,64],"implementation":[9],"control":[11,139],"algorithms":[12],"has":[13,89],"become":[14],"very":[15],"popular":[16],"in":[17,33,114],"power":[18,34],"converter":[19],"applications.":[20,36],"This":[21,87],"work":[22],"presents":[23],"a":[24,41,84,93,99,131],"versatile":[25],"SoC":[26],"architecture":[27,43,54,88],"integrating":[29],"HLS-generated":[30],"accelerators":[32,65],"electronics":[35],"novel":[38],"proposal":[39,104],"uses":[40],"Hub-based":[42,53],"that":[44],"controls":[45],"the":[46,68,75,109,115,123,138],"execution":[47],"multiple":[49],"accelerators.":[51],"provides":[55],"an":[56],"improved":[57],"development,":[58],"maintainability,":[59],"scalability,":[60],"and":[61,79],"reusability":[62],"compared":[66,129],"to":[67,77,82,136],"typical":[69],"monolithic":[70,133],"approach.":[71],"Besides,":[72],"it":[73],"offers":[74],"possibility":[76],"split":[78],"parallelize":[80],"them":[81],"achieve":[83],"modular":[85],"design.":[86],"been":[90],"validated":[91],"using":[92],"real":[94],"application":[95],"(battery":[96],"charger)":[97],"as":[98],"case":[100,118],"study.":[101],"new":[103],"does":[105],"not":[106],"significantly":[107],"increase":[108],"logic":[110],"resource":[112],"consumption":[113],"FPGA.":[116],"above":[119],"study":[120],"also":[121],"reduces":[122],"latency":[124],"by":[125],"more":[126],"than":[127],"50%":[128],"with":[130],"single":[132],"IP":[134],"used":[135],"implement":[137],"algorithm.":[140]},"counts_by_year":[],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}