{"id":"https://openalex.org/W1606739604","doi":"https://doi.org/10.1109/icit.2015.7125322","title":"Logic synthesis of assertions for saftey-critical applications","display_name":"Logic synthesis of assertions for saftey-critical applications","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W1606739604","doi":"https://doi.org/10.1109/icit.2015.7125322","mag":"1606739604"},"language":"en","primary_location":{"id":"doi:10.1109/icit.2015.7125322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icit.2015.7125322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Industrial Technology (ICIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055398864","display_name":"Matthias Wenzl","orcid":"https://orcid.org/0000-0001-8248-7868"},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Matthias Wenzl","raw_affiliation_strings":["Department of Embedded Systems, University of Applied Sciences Technikum Wien, Vienna, Austria","Department of Embedded Systems, University of Applied Sciences Technikum Wien, H\u00f6chst\u00e4dtplatz 6, 1200 Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Department of Embedded Systems, University of Applied Sciences Technikum Wien, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]},{"raw_affiliation_string":"Department of Embedded Systems, University of Applied Sciences Technikum Wien, H\u00f6chst\u00e4dtplatz 6, 1200 Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028238740","display_name":"Christian Fibich","orcid":"https://orcid.org/0000-0001-8499-1507"},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Christian Fibich","raw_affiliation_strings":["Department of Embedded Systems, University of Applied Sciences Technikum Wien, Vienna, Austria","Department of Embedded Systems, University of Applied Sciences Technikum Wien, H\u00f6chst\u00e4dtplatz 6, 1200 Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Department of Embedded Systems, University of Applied Sciences Technikum Wien, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]},{"raw_affiliation_string":"Department of Embedded Systems, University of Applied Sciences Technikum Wien, H\u00f6chst\u00e4dtplatz 6, 1200 Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089848700","display_name":"Peter R\u00f6ssler","orcid":"https://orcid.org/0000-0002-0557-229X"},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Peter Rossler","raw_affiliation_strings":["Department of Embedded Systems, University of Applied Sciences Technikum Wien, Vienna, Austria","Department of Embedded Systems, University of Applied Sciences Technikum Wien, H\u00f6chst\u00e4dtplatz 6, 1200 Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Department of Embedded Systems, University of Applied Sciences Technikum Wien, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]},{"raw_affiliation_string":"Department of Embedded Systems, University of Applied Sciences Technikum Wien, H\u00f6chst\u00e4dtplatz 6, 1200 Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039631327","display_name":"Herbert Taucher","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]},{"id":"https://openalex.org/I1325886976","display_name":"Siemens (Germany)","ror":"https://ror.org/059mq0909","country_code":"DE","type":"company","lineage":["https://openalex.org/I1325886976"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Herbert Taucher","raw_affiliation_strings":["Corporate Technology, Research Group Electronic Design, Vienna, Austria","Corporate Technology, Research Group Electronic Design, Siemens AG Austria, Siemensstrasse 90, 1210 Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Corporate Technology, Research Group Electronic Design, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Corporate Technology, Research Group Electronic Design, Siemens AG Austria, Siemensstrasse 90, 1210 Vienna, Austria","institution_ids":["https://openalex.org/I1325886976"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068808023","display_name":"Martin Matschnig","orcid":null},"institutions":[{"id":"https://openalex.org/I1325886976","display_name":"Siemens (Germany)","ror":"https://ror.org/059mq0909","country_code":"DE","type":"company","lineage":["https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Martin Matschnig","raw_affiliation_strings":["Corporate Technology, Research Group Electronic Design, Vienna, Austria","Corporate Technology, Research Group Electronic Design, Siemens AG Austria, Siemensstrasse 90, 1210 Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Corporate Technology, Research Group Electronic Design, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Corporate Technology, Research Group Electronic Design, Siemens AG Austria, Siemensstrasse 90, 1210 Vienna, Austria","institution_ids":["https://openalex.org/I1325886976"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5055398864"],"corresponding_institution_ids":["https://openalex.org/I121760703"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71175636,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"5717","issue":null,"first_page":"1581","last_page":"1586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.8490390777587891},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8085579872131348},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.574078381061554},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.556679904460907},{"id":"https://openalex.org/keywords/work-flow","display_name":"Work flow","score":0.5536603331565857},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.5252941250801086},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.44630852341651917},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4450167119503021},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4420180320739746},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.41183003783226013},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30576860904693604},{"id":"https://openalex.org/keywords/industrial-engineering","display_name":"Industrial engineering","score":0.12425005435943604}],"concepts":[{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.8490390777587891},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8085579872131348},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.574078381061554},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.556679904460907},{"id":"https://openalex.org/C2985179714","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Work flow","level":2,"score":0.5536603331565857},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.5252941250801086},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.44630852341651917},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4450167119503021},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4420180320739746},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.41183003783226013},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30576860904693604},{"id":"https://openalex.org/C13736549","wikidata":"https://www.wikidata.org/wiki/Q4489420","display_name":"Industrial engineering","level":1,"score":0.12425005435943604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icit.2015.7125322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icit.2015.7125322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Industrial Technology (ICIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W14433888","https://openalex.org/W42221544","https://openalex.org/W176994763","https://openalex.org/W1490819086","https://openalex.org/W1571632936","https://openalex.org/W1784615863","https://openalex.org/W1797377815","https://openalex.org/W1973665222","https://openalex.org/W1973846286","https://openalex.org/W1991957542","https://openalex.org/W2004144979","https://openalex.org/W2054149682","https://openalex.org/W2063759518","https://openalex.org/W2071589114","https://openalex.org/W2105167627","https://openalex.org/W2105337588","https://openalex.org/W2116750875","https://openalex.org/W2128354724","https://openalex.org/W2132098696","https://openalex.org/W4243707936","https://openalex.org/W4245587674","https://openalex.org/W4248184316","https://openalex.org/W6607113816","https://openalex.org/W6638186981"],"related_works":["https://openalex.org/W1498103021","https://openalex.org/W4230849338","https://openalex.org/W4295166216","https://openalex.org/W2177044681","https://openalex.org/W1968067090","https://openalex.org/W2345942070","https://openalex.org/W2141398161","https://openalex.org/W2016410697","https://openalex.org/W39611005","https://openalex.org/W2168598219"],"abstract_inverted_index":{"In":[0],"this":[1,67],"work":[2,68,102,123],"we":[3],"propose":[4],"the":[5,71,138],"rather":[6],"new":[7],"approach":[8,110],"to":[9,20,32,100,105],"synthesize":[10],"properties":[11],"formulated":[12],"in":[13,16,103],"verification":[14],"languages,":[15],"particular":[17],"PSL,":[18],"down":[19],"hardware":[21,127],"level.":[22],"Such":[23],"flow":[24,78],"can":[25],"be":[26],"useful":[27],"especially":[28],"for":[29],"safety-critical":[30],"applications":[31],"automatically":[33],"generate":[34],"runtime":[35],"monitors":[36],"at":[37],"little":[38],"additional":[39],"design":[40,116],"efforts.":[41],"Existing":[42],"assertion":[43,128],"synthesis":[44],"tools":[45,87],"from":[46,82,121],"both":[47],"academia":[48],"and":[49,61,91],"industry":[50],"are":[51],"presented":[52],"as":[53,55],"well":[54],"evaluation":[56],"results":[57],"concerning":[58],"their":[59],"features":[60],"drawbacks.":[62],"The":[63,94],"main":[64],"part":[65],"of":[66,73,137],"focuses":[69],"on":[70],"development":[72],"a":[74,134],"proposed":[75,109],"own":[76],"tool":[77],"which":[79],"could":[80],"benefit":[81],"available":[83],"commercial":[84],"and/or":[85],"open-source":[86],"like":[88],"PSL":[89],"parsers":[90],"equivalence":[92],"checkers.":[93],"paper":[95],"concludes":[96],"with":[97],"an":[98,112],"outlook":[99],"future":[101],"order":[104],"smoothly":[106],"integrate":[107],"our":[108],"into":[111],"existing":[113],"state-of-the-art":[114],"FPGA":[115],"flow.":[117],"First":[118],"resource":[119],"estimations":[120],"previous":[122],"showed":[124],"that":[125],"optimized":[126],"checkers":[129],"may":[130],"make":[131],"up":[132],"only":[133],"few":[135],"percentage":[136],"designs":[139],"complete":[140],"size.":[141]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}