{"id":"https://openalex.org/W7129533417","doi":"https://doi.org/10.1109/icipw68931.2025.11385869","title":"Mineuron: Minimal Neuron Realization For Fast Fpga Snn Inference Using Logic Optimization","display_name":"Mineuron: Minimal Neuron Realization For Fast Fpga Snn Inference Using Logic Optimization","publication_year":2025,"publication_date":"2025-09-14","ids":{"openalex":"https://openalex.org/W7129533417","doi":"https://doi.org/10.1109/icipw68931.2025.11385869"},"language":null,"primary_location":{"id":"doi:10.1109/icipw68931.2025.11385869","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icipw68931.2025.11385869","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on Image Processing Workshops (ICIPW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093356461","display_name":"Daniel Windhager","orcid":"https://orcid.org/0009-0007-6443-6515"},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Daniel Windhager","raw_affiliation_strings":["Intelligent Wireless Systems Silicon Austria Labs,Linz,Austria"],"affiliations":[{"raw_affiliation_string":"Intelligent Wireless Systems Silicon Austria Labs,Linz,Austria","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033975769","display_name":"Lothar Ratschbacher","orcid":"https://orcid.org/0000-0001-9960-2084"},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Lothar Ratschbacher","raw_affiliation_strings":["Intelligent Wireless Systems Silicon Austria Labs,Linz,Austria"],"affiliations":[{"raw_affiliation_string":"Intelligent Wireless Systems Silicon Austria Labs,Linz,Austria","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126178431","display_name":"Bernhard A. Moser","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Bernhard A. Moser","raw_affiliation_strings":["Institute of Signal Processing, Johannes Kepler University,Linz,Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Signal Processing, Johannes Kepler University,Linz,Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126269294","display_name":"Michael Lunglmayr","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Michael Lunglmayr","raw_affiliation_strings":["Institute of Signal Processing, Johannes Kepler University,Linz,Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Signal Processing, Johannes Kepler University,Linz,Austria","institution_ids":["https://openalex.org/I121883995"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5093356461"],"corresponding_institution_ids":["https://openalex.org/I4210123126"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.6590856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.8557999730110168,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.8557999730110168,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.0723000019788742,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.00570000009611249,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7020000219345093},{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.650600016117096},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6248000264167786},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5091999769210815},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4650999903678894},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.45719999074935913},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.414900004863739},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.3898000121116638}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7648000121116638},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7020000219345093},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.650600016117096},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6248000264167786},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5091999769210815},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4650999903678894},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.45719999074935913},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.414900004863739},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39730000495910645},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.3898000121116638},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38190001249313354},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.3693999946117401},{"id":"https://openalex.org/C2984842247","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep neural networks","level":3,"score":0.3686999976634979},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3677999973297119},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.34619998931884766},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3411000072956085},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.33629998564720154},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.3303999900817871},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3228999972343445},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.31769999861717224},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3116999864578247},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.30320000648498535},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30309998989105225},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.265500009059906},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2596000134944916},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.2535000145435333}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icipw68931.2025.11385869","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icipw68931.2025.11385869","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on Image Processing Workshops (ICIPW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2518874563","https://openalex.org/W2565125333","https://openalex.org/W2585720638","https://openalex.org/W2803168720","https://openalex.org/W4249574123","https://openalex.org/W4411727138"],"related_works":[],"abstract_inverted_index":{"We":[0],"introduce":[1],"MiNeuron":[2,31],"as":[3],"a":[4],"solution":[5],"for":[6],"achieving":[7],"efficient":[8,33],"inference":[9],"of":[10,35,93,113],"Spiking":[11],"Neural":[12],"Networks":[13],"(SNNs)":[14],"on":[15],"FPGA":[16],"platforms.":[17],"Built":[18],"upon":[19],"the":[20,48,81,85,109],"Leaky":[21],"Integrate-and-Fire":[22],"neuron":[23],"model":[24],"and":[25,90],"incorporating":[26],"sparse":[27,57],"optimization":[28,70],"during":[29],"training,":[30],"enables":[32,80],"use":[34],"an":[36],"FPGA\u2019s":[37],"on-board":[38],"lookup":[39],"tables.":[40],"An":[41],"SNN":[42],"is":[43],"implemented":[44],"in":[45,84],"Python":[46],"using":[47,68],"PyTorch":[49],"library,":[50],"with":[51],"custom":[52],"modifications":[53],"designed":[54],"to":[55,64,96],"support":[56],"learning.":[58],"The":[59],"learned":[60],"weights":[61],"are":[62],"mapped":[63],"logic":[65,69],"tables":[66],"by":[67],"at":[71],"synthesis":[72],"time.":[73],"Our":[74],"findings":[75],"show":[76],"that":[77],"this":[78,94],"approach":[79],"FPGAs":[82],"used":[83],"\u201cDigit":[86],"Recognition":[87],"Low":[88],"Power":[89],"Speed":[91],"Challenge\u201d":[92],"conference":[95],"achieve":[97],"approximately":[98],"3.9":[99],"million":[100],"inferences":[101],"per":[102,104],"second":[103],"Watt,":[105],"all":[106],"while":[107],"satisfying":[108],"required":[110],"accuracy":[111],"target":[112],"97.5%.":[114]},"counts_by_year":[],"updated_date":"2026-02-19T06:27:42.648592","created_date":"2026-02-18T00:00:00"}