{"id":"https://openalex.org/W2783850350","doi":"https://doi.org/10.1109/iciinfs.2016.8262970","title":"Multicore processor: Internal structure, architecture, issues, challenges, scheduling strategies and performance","display_name":"Multicore processor: Internal structure, architecture, issues, challenges, scheduling strategies and performance","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2783850350","doi":"https://doi.org/10.1109/iciinfs.2016.8262970","mag":"2783850350"},"language":"en","primary_location":{"id":"doi:10.1109/iciinfs.2016.8262970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2016.8262970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Conference on Industrial and Information Systems (ICIIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082386292","display_name":"Shruti Jadon","orcid":"https://orcid.org/0009-0004-5146-2691"},"institutions":[{"id":"https://openalex.org/I152869788","display_name":"Motilal Nehru National Institute of Technology","ror":"https://ror.org/04dp7tp96","country_code":"IN","type":"education","lineage":["https://openalex.org/I152869788"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Shruti Jadon","raw_affiliation_strings":["Department of Computer Science and Engineering, Motilal Nehru National Institute of Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Motilal Nehru National Institute of Technology, Allahabad, India","institution_ids":["https://openalex.org/I152869788"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026546838","display_name":"Rama Shankar Yadav","orcid":"https://orcid.org/0000-0002-5467-3812"},"institutions":[{"id":"https://openalex.org/I152869788","display_name":"Motilal Nehru National Institute of Technology","ror":"https://ror.org/04dp7tp96","country_code":"IN","type":"education","lineage":["https://openalex.org/I152869788"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rama Shankar Yadav","raw_affiliation_strings":["Department of Computer Science and Engineering, Motilal Nehru National Institute of Technology, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Motilal Nehru National Institute of Technology, Allahabad, India","institution_ids":["https://openalex.org/I152869788"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5082386292"],"corresponding_institution_ids":["https://openalex.org/I152869788"],"apc_list":null,"apc_paid":null,"fwci":1.2613,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80712808,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"1","issue":null,"first_page":"381","last_page":"386"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.9140073657035828},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.79094398021698},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6713697910308838},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.549177885055542},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5362201929092407},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.42354440689086914},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39693260192871094},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3729558289051056},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3228447139263153},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12141692638397217}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.9140073657035828},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.79094398021698},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6713697910308838},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.549177885055542},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5362201929092407},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42354440689086914},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39693260192871094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3729558289051056},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3228447139263153},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12141692638397217},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iciinfs.2016.8262970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2016.8262970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Conference on Industrial and Information Systems (ICIIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W72816706","https://openalex.org/W195061785","https://openalex.org/W1770991688","https://openalex.org/W1968702167","https://openalex.org/W1971650146","https://openalex.org/W2000446175","https://openalex.org/W2021050177","https://openalex.org/W2057146499","https://openalex.org/W2109627720","https://openalex.org/W2120881863","https://openalex.org/W2124888010","https://openalex.org/W2133981429","https://openalex.org/W2138750565","https://openalex.org/W2153914987","https://openalex.org/W2156252747","https://openalex.org/W2172235120","https://openalex.org/W2182270028","https://openalex.org/W6638002175","https://openalex.org/W6685596576"],"related_works":["https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W122453572","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2079303253","https://openalex.org/W2104702637"],"abstract_inverted_index":{"The":[0,41],"challenges":[1,53],"of":[2,12,35,54,80],"multicore":[3,55,62,82],"systems":[4],"in":[5,73],"the":[6,25,33,45,58,65,74,81],"present":[7],"scenario":[8],"are":[9,29,70],"increased":[10],"demand":[11],"high":[13],"computing":[14],"and":[15,52,64],"reduced":[16],"battery":[17],"power.":[18],"Multicore":[19],"processing":[20],"is":[21],"increasing":[22],"rapidly":[23],"as":[24],"single":[26],"core":[27],"processors":[28],"unable":[30],"to":[31],"meet":[32],"demands":[34],"highly":[36],"advanced":[37],"time":[38],"critical":[39],"applications.":[40],"proposed":[42],"paper":[43,75],"discusses":[44],"basic":[46],"internal":[47],"structure,":[48],"architectural":[49],"design,":[50],"issues":[51],"processor.":[56],"Further":[57],"scheduling":[59],"techniques":[60],"for":[61],"processor":[63],"factors":[66],"affecting":[67],"their":[68],"performance":[69],"being":[71],"discussed":[72],"giving":[76],"a":[77],"complete":[78],"understanding":[79],"processors.":[83]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}