{"id":"https://openalex.org/W2364936224","doi":"https://doi.org/10.1109/icics.2015.7459869","title":"Design of optimized reversible multiplier for high speed DSP application","display_name":"Design of optimized reversible multiplier for high speed DSP application","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2364936224","doi":"https://doi.org/10.1109/icics.2015.7459869","mag":"2364936224"},"language":"en","primary_location":{"id":"doi:10.1109/icics.2015.7459869","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icics.2015.7459869","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Conference on Information, Communications and Signal Processing (ICICS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082475845","display_name":"A. N. Nagamani","orcid":null},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"A N Nagamani","raw_affiliation_strings":["Department of ECE, PES Institute of Technology, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, PES Institute of Technology, Bengaluru, India","institution_ids":["https://openalex.org/I196608512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080477154","display_name":"Hitesh Prasad","orcid":null},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"H Vishnu Prasad","raw_affiliation_strings":["Department of ECE, PES Institute of Technology, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, PES Institute of Technology, Bengaluru, India","institution_ids":["https://openalex.org/I196608512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022213791","display_name":"Rajendra S Hathwar","orcid":null},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajendra S Hathwar","raw_affiliation_strings":["Department of ECE, PES Institute of Technology, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, PES Institute of Technology, Bengaluru, India","institution_ids":["https://openalex.org/I196608512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112848500","display_name":"Vinod Kumar Agrawal","orcid":null},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinod K Agrawal","raw_affiliation_strings":["Director of CORI Prof. ISE, PES University, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Director of CORI Prof. ISE, PES University, Bengaluru, India","institution_ids":["https://openalex.org/I196608512"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082475845"],"corresponding_institution_ids":["https://openalex.org/I196608512"],"apc_list":null,"apc_paid":null,"fwci":0.16707889,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6291322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8962216973304749},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6921906471252441},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5588951110839844},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4934011995792389},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4931275546550751},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.4775555729866028},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4410571753978729},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39882412552833557},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33324742317199707},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2896045446395874},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24802476167678833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15227162837982178},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.08323031663894653}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8962216973304749},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6921906471252441},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5588951110839844},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4934011995792389},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4931275546550751},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.4775555729866028},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4410571753978729},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39882412552833557},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33324742317199707},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2896045446395874},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24802476167678833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15227162837982178},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.08323031663894653},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icics.2015.7459869","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icics.2015.7459869","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Conference on Information, Communications and Signal Processing (ICICS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2003989103","https://openalex.org/W2026236457","https://openalex.org/W2027930130","https://openalex.org/W2029944431","https://openalex.org/W2034293159","https://openalex.org/W2035112473","https://openalex.org/W2042547935","https://openalex.org/W2059041305","https://openalex.org/W2068967633","https://openalex.org/W2094122506","https://openalex.org/W2105259569","https://openalex.org/W2107514539","https://openalex.org/W2130358697","https://openalex.org/W2138454200","https://openalex.org/W2140136436","https://openalex.org/W2157791189","https://openalex.org/W2274934941","https://openalex.org/W2313549670","https://openalex.org/W2535462744","https://openalex.org/W2545379197","https://openalex.org/W3103107255","https://openalex.org/W4233798822","https://openalex.org/W4242597152","https://openalex.org/W6694898604"],"related_works":["https://openalex.org/W2089088242","https://openalex.org/W2319687164","https://openalex.org/W2145104756","https://openalex.org/W1556297113","https://openalex.org/W2343687813","https://openalex.org/W2113697565","https://openalex.org/W2572037897","https://openalex.org/W2760424941","https://openalex.org/W1965508384","https://openalex.org/W2997198572"],"abstract_inverted_index":{"Multipliers":[0],"are":[1],"the":[2,12,15,27,34,59,62,101,104,109,127],"basic":[3],"building":[4],"blocks":[5,37],"of":[6,11,17,33,61,90,103,121,129],"a":[7,18,122],"micro-controller.":[8,19],"The":[9,74],"speed":[10,22,60,91,124],"multiplier":[13,28,79,83,105,125],"determines":[14],"performance":[16,102],"A":[20],"high":[21,123],"processor":[23],"depends":[24],"greatly":[25],"on":[26],"as":[29,44,46],"it":[30],"is":[31,52,80,85],"one":[32,53,81],"key":[35],"hardware":[36],"in":[38,47,67,71,88],"most":[39],"digital":[40],"signal":[41],"processing":[42],"systems":[43],"well":[45],"general":[48],"processors.":[49],"Vedic":[50,78],"mathematics":[51],"such":[54,82],"promising":[55],"solution":[56],"for":[57],"increasing":[58],"multiplier.":[63],"Further,":[64],"implementing":[65],"this":[66,95],"reversible":[68,75],"logic":[69],"results":[70],"power":[72],"reduction.":[73],"Urdhva":[76],"Tiryakbhayam":[77],"which":[84],"effective":[86],"both":[87],"terms":[89],"and":[92,113],"power.":[93],"In":[94],"paper":[96,116],"we":[97],"aim":[98],"to":[99],"enhance":[100],"by":[106],"selectively":[107],"decreasing":[108],"cost,":[110],"garbage":[111],"outputs":[112],"delay.":[114],"This":[115],"proposes":[117],"an":[118],"optimized":[119],"design":[120],"using":[126],"techniques":[128],"vedic":[130],"mathematics.":[131]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}