{"id":"https://openalex.org/W4417169109","doi":"https://doi.org/10.1109/icecs66544.2025.11270807","title":"Architectural Trade-Offs in the Design of High-Speed PAM-3 Wireline Transmitters","display_name":"Architectural Trade-Offs in the Design of High-Speed PAM-3 Wireline Transmitters","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417169109","doi":"https://doi.org/10.1109/icecs66544.2025.11270807"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004367422","display_name":"Adis Panjevi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I104817121","display_name":"University of Sarajevo","ror":"https://ror.org/02hhwgd43","country_code":"BA","type":"education","lineage":["https://openalex.org/I104817121"]}],"countries":["BA"],"is_corresponding":true,"raw_author_name":"Adis Panjevi\u0107","raw_affiliation_strings":["University of Sarajevo,Faculty of Electrical Engineering,Sarajevo,Bosnia and Herzegovina,71000"],"affiliations":[{"raw_affiliation_string":"University of Sarajevo,Faculty of Electrical Engineering,Sarajevo,Bosnia and Herzegovina,71000","institution_ids":["https://openalex.org/I104817121"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091717988","display_name":"Davide Menin","orcid":"https://orcid.org/0000-0002-8859-1073"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Davide Menin","raw_affiliation_strings":["Infineon Technologies Austria AG,Villach,Austria,9500"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG,Villach,Austria,9500","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060798247","display_name":"Andrea Bandiziol","orcid":"https://orcid.org/0000-0002-7950-0416"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andrea Bandiziol","raw_affiliation_strings":["Infineon Technologies Austria AG,Villach,Austria,9500"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG,Villach,Austria,9500","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036187468","display_name":"Tarik Uzunovi\u0107","orcid":"https://orcid.org/0000-0002-7979-7395"},"institutions":[{"id":"https://openalex.org/I104817121","display_name":"University of Sarajevo","ror":"https://ror.org/02hhwgd43","country_code":"BA","type":"education","lineage":["https://openalex.org/I104817121"]}],"countries":["BA"],"is_corresponding":false,"raw_author_name":"Tarik Uzunovi\u0107","raw_affiliation_strings":["University of Sarajevo,Faculty of Electrical Engineering,Sarajevo,Bosnia and Herzegovina,71000"],"affiliations":[{"raw_affiliation_string":"University of Sarajevo,Faculty of Electrical Engineering,Sarajevo,Bosnia and Herzegovina,71000","institution_ids":["https://openalex.org/I104817121"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004367422"],"corresponding_institution_ids":["https://openalex.org/I104817121"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42357261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.95660001039505,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.95660001039505,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.008799999952316284,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.00559999980032444,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.9639000296592712},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.6692000031471252},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6331999897956848},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.5922999978065491},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4763000011444092},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4296000003814697},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.4185999929904938},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4002000093460083},{"id":"https://openalex.org/keywords/equalizer","display_name":"Equalizer","score":0.3698999881744385}],"concepts":[{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.9639000296592712},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.6692000031471252},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6331999897956848},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.5922999978065491},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5874999761581421},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.5540000200271606},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4763000011444092},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4296000003814697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4246000051498413},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.4185999929904938},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40059998631477356},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4002000093460083},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3955000042915344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3937000036239624},{"id":"https://openalex.org/C67545415","wikidata":"https://www.wikidata.org/wiki/Q5384218","display_name":"Equalizer","level":3,"score":0.3698999881744385},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.35600000619888306},{"id":"https://openalex.org/C97812054","wikidata":"https://www.wikidata.org/wiki/Q2166055","display_name":"Intersymbol interference","level":3,"score":0.328900009393692},{"id":"https://openalex.org/C20518276","wikidata":"https://www.wikidata.org/wiki/Q186130","display_name":"Pulse-amplitude modulation","level":4,"score":0.3070000112056732},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.3043999969959259},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.29809999465942383},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.2833999991416931},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2734000086784363},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2727000117301941},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.26989999413490295},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.26750001311302185},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.26660001277923584},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.2619999945163727},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2606000006198883},{"id":"https://openalex.org/C118993495","wikidata":"https://www.wikidata.org/wiki/Q5042828","display_name":"Electrical efficiency","level":3,"score":0.25690001249313354},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.25360000133514404}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2088083354","https://openalex.org/W2625056576","https://openalex.org/W2898696738","https://openalex.org/W2947683322","https://openalex.org/W3128277226","https://openalex.org/W3134707386","https://openalex.org/W4391183640","https://openalex.org/W4405022299","https://openalex.org/W4408182646"],"related_works":[],"abstract_inverted_index":{"USB4":[0],"Version":[1],"2.0":[2],"is":[3,49],"the":[4,16,35,53,86,115,119,123,131,144],"first":[5],"generation":[6],"to":[7,19,51],"adopt":[8],"Pulse":[9],"Amplitude":[10],"Modulation-3":[11],"(PAM-3)":[12],"signaling":[13],"while":[14],"increasing":[15],"data":[17,71],"rate":[18],"40":[20],"Gb/s,":[21],"thus":[22],"needing":[23],"PAM-3":[24,42],"transceivers":[25],"that":[26],"can":[27],"satisfy":[28],"its":[29],"various":[30],"requirements.":[31],"This":[32],"paper":[33],"presents":[34],"architectural":[36],"choices":[37],"and":[38,58,66,78,92,101,127,147],"trade-offs":[39],"in":[40,80,143],"high-speed":[41],"wireline":[43],"transmitters.":[44],"A":[45],"quarter-rate":[46],"clocking":[47],"architecture":[48],"adopted":[50],"investigate":[52],"impact":[54],"of":[55],"different":[56],"driver":[57,103,138],"Feed-Forward":[59],"Equalizer":[60],"(FFE)":[61],"implementations":[62,95],"on":[63],"complexity,":[64],"area,":[65,129],"power":[67,146],"consumption":[68],"across":[69],"varying":[70],"rates.":[72],"Three":[73],"transmitter":[74],"architectures":[75],"are":[76,96],"designed":[77],"simulated":[79],"22":[81],"nm":[82],"CMOS":[83],"technology,":[84],"following":[85],"standard":[87],"as":[88,112],"a":[89,109],"guideline.":[90],"Analog":[91],"digital":[93,140],"FFE":[94,111,141],"combined":[97],"with":[98,139],"voltage-mode,":[99],"conventional":[100],"DAC":[102],"implementations.":[104],"All":[105],"three":[106],"designs":[107],"employ":[108],"4-tap":[110],"required":[113],"by":[114],"specification.":[116],"Among":[117],"them,":[118],"DAC-based":[120],"design":[121],"achieves":[122],"highest":[124],"energy":[125],"efficiency":[126],"smallest":[128],"whereas":[130],"all-analog":[132],"solution":[133],"ranks":[134],"second.":[135],"The":[136],"analog":[137],"results":[142],"most":[145],"area":[148],"consumption.":[149]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-09T00:00:00"}
