{"id":"https://openalex.org/W4417169419","doi":"https://doi.org/10.1109/icecs66544.2025.11270746","title":"Pure-Hardware YOLO-Inference via FPGAs","display_name":"Pure-Hardware YOLO-Inference via FPGAs","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417169419","doi":"https://doi.org/10.1109/icecs66544.2025.11270746"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001759650","display_name":"Mohamed Khaled","orcid":"https://orcid.org/0000-0002-6235-2090"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Mohamed Khaled","raw_affiliation_strings":["Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt"],"affiliations":[{"raw_affiliation_string":"Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Seif M. Megahed","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Seif M. Megahed","raw_affiliation_strings":["Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt"],"affiliations":[{"raw_affiliation_string":"Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120734545","display_name":"Saleh Sharouk","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Saleh Sharouk","raw_affiliation_strings":["Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt"],"affiliations":[{"raw_affiliation_string":"Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003167717","display_name":"Ibrahim M. I. Qamar","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ibrahim M. I. Qamar","raw_affiliation_strings":["Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt"],"affiliations":[{"raw_affiliation_string":"Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120758628","display_name":"Saif Gebril","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Saif Gebril","raw_affiliation_strings":["Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt"],"affiliations":[{"raw_affiliation_string":"Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120758629","display_name":"Ahmed Matar","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Matar","raw_affiliation_strings":["Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt"],"affiliations":[{"raw_affiliation_string":"Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Saber Mahmoud","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Saber Mahmoud","raw_affiliation_strings":["Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt"],"affiliations":[{"raw_affiliation_string":"Cairo University,Electronics and Electrical Communications Engineering,Giza,Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040173164","display_name":"Mervat M. A. Mahmoud","orcid":"https://orcid.org/0000-0002-6924-4551"},"institutions":[{"id":"https://openalex.org/I4210156128","display_name":"Electronics Research Institute","ror":"https://ror.org/0532wcf75","country_code":"EG","type":"facility","lineage":["https://openalex.org/I4210094263","https://openalex.org/I4210156128"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mervat M. A. Mahmoud","raw_affiliation_strings":["Microelectronics Electronics Research Institute,Cairo,Egypt"],"affiliations":[{"raw_affiliation_string":"Microelectronics Electronics Research Institute,Cairo,Egypt","institution_ids":["https://openalex.org/I4210156128"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5001759650"],"corresponding_institution_ids":["https://openalex.org/I145487455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.38820602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.7903000116348267,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.7903000116348267,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.08630000054836273,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11689","display_name":"Adversarial Robustness in Machine Learning","score":0.01860000006854534,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6373000144958496},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.541100025177002},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5113000273704529},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.45339998602867126},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4275999963283539},{"id":"https://openalex.org/keywords/semaphore","display_name":"Semaphore","score":0.40720000863075256},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.37040001153945923}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7825000286102295},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6373000144958496},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.541100025177002},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5113000273704529},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48399999737739563},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.45339998602867126},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4275999963283539},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4221000075340271},{"id":"https://openalex.org/C95203288","wikidata":"https://www.wikidata.org/wiki/Q221682","display_name":"Semaphore","level":2,"score":0.40720000863075256},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.37040001153945923},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.3605000078678131},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.35260000824928284},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3321000039577484},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32440000772476196},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32350000739097595},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.30970001220703125},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.29120001196861267},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.2799000144004822},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.25839999318122864},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.2517000138759613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W3035946844","https://openalex.org/W4286750520","https://openalex.org/W4390975304","https://openalex.org/W4391429093","https://openalex.org/W4402632708","https://openalex.org/W4402643761","https://openalex.org/W4406099382","https://openalex.org/W4406157299","https://openalex.org/W4406328192"],"related_works":[],"abstract_inverted_index":{"Dependency":[0],"on":[1,13,39,112,130],"software":[2],"technologies":[3],"or":[4],"hybrid":[5],"systems":[6,10],"in":[7],"computer":[8,35],"vision":[9,36],"lacks":[11],"integrability":[12],"chips.":[14],"It":[15,117],"also":[16],"suffers":[17],"from":[18,148],"insufficient":[19],"throughput":[20],"for":[21,27,91],"real-time":[22],"processing,":[23],"which":[24],"is":[25,65,74,97,140],"critical":[26],"autonomous":[28],"driving.":[29],"This":[30],"paper":[31],"proposes":[32],"a":[33],"pure-hardware":[34],"system":[37,103,145],"based":[38],"the":[40,47,53,61,66,78,85,92,113,131,143,149],"state-of-the-art":[41],"YOLO":[42,69],"algorithm,":[43],"specifically":[44],"LPYOLO.":[45],"All":[46],"network":[48],"operations":[49],"as":[50,52],"well":[51],"essential":[54],"post-processing":[55,88],"are":[56],"purely":[57],"hardware":[58],"implemented.":[59],"To":[60],"author's":[62],"knowledge,":[63],"this":[64],"first":[67],"software-independent":[68],"inference.":[70],"The":[71,87,102,136],"FINN":[72],"framework":[73],"used":[75],"to":[76],"build":[77],"main":[79],"intellectual":[80],"property":[81],"(IP)":[82],"core":[83],"of":[84,108],"network.":[86],"module":[89],"(PPM)":[90],"neural":[93],"network's":[94],"raw":[95],"output":[96],"implemented":[98],"using":[99],"Verilog":[100],"HDL.":[101],"introduces":[104],"an":[105],"inference":[106],"rate":[107],"about":[109],"67":[110],"fps":[111],"ZCU102":[114,150],"FPGA":[115],"board.":[116],"provides":[118],"reliable":[119],"results":[120],"with":[121],"mAP50":[122],"0.84":[123],"and":[124],"mAP50-95":[125],"0.34":[126],"upon":[127],"being":[128],"trained":[129],"car":[132],"detection":[133],"Kaggle":[134],"dataset.":[135],"quantization":[137],"bit":[138],"precision":[139],"4W4A.":[141],"Moreover,":[142],"overall":[144],"consumed":[146],"16.7%":[147],"LUTs.":[151]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-12-09T00:00:00"}