{"id":"https://openalex.org/W4417169248","doi":"https://doi.org/10.1109/icecs66544.2025.11270720","title":"A Fully-Synthesizable And-Or-Invert-Based Pseudo-Dynamic Voltage Comparator","display_name":"A Fully-Synthesizable And-Or-Invert-Based Pseudo-Dynamic Voltage Comparator","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417169248","doi":"https://doi.org/10.1109/icecs66544.2025.11270720"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5116574818","display_name":"Antonio Manno","orcid":"https://orcid.org/0009-0001-5584-4425"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Antonio Manno","raw_affiliation_strings":["University of Catania,DIEEI,Catania,Italy"],"affiliations":[{"raw_affiliation_string":"University of Catania,DIEEI,Catania,Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["University of Rome \"La Sapienza\",DIET,Rome,Italy"],"affiliations":[{"raw_affiliation_string":"University of Rome \"La Sapienza\",DIET,Rome,Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["University of Catania,DIEEI,Catania,Italy"],"affiliations":[{"raw_affiliation_string":"University of Catania,DIEEI,Catania,Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5116574818"],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42377596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5194000005722046,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5194000005722046,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.43220001459121704,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.014499999582767487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.920799970626831},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.644599974155426},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6233999729156494},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5935999751091003},{"id":"https://openalex.org/keywords/comparator-applications","display_name":"Comparator applications","score":0.46369999647140503},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.39750000834465027},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.36730000376701355}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.920799970626831},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.644599974155426},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6233999729156494},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5935999751091003},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5437999963760376},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5019000172615051},{"id":"https://openalex.org/C121649978","wikidata":"https://www.wikidata.org/wiki/Q17007408","display_name":"Comparator applications","level":4,"score":0.46369999647140503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4465999901294708},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.39750000834465027},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3885999917984009},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.36730000376701355},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.3515999913215637},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.32820001244544983},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3122999966144562},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2721000015735626},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.2700999975204468},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2700999975204468},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.2606000006198883},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2522999942302704},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.2517000138759613},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2513999938964844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1983740965","https://openalex.org/W2011344406","https://openalex.org/W2105430742","https://openalex.org/W2131792101","https://openalex.org/W2140823559","https://openalex.org/W2170280734","https://openalex.org/W2800836468","https://openalex.org/W3013689876","https://openalex.org/W3039999009","https://openalex.org/W4225886576","https://openalex.org/W4385977946","https://openalex.org/W4390494399","https://openalex.org/W4408295965"],"related_works":[],"abstract_inverted_index":{"A":[0],"Fully-Synthesizable":[1],"Pseudo-Dynamic":[2],"Voltage":[3,32],"Comparator":[4],"(PDVC),":[5],"based":[6],"on":[7],"AOI":[8,16],"(And-Or-Invert)":[9],"standard-cells":[10],"is":[11,41,54],"presented.":[12],"The":[13,48,80],"topology":[14],"exploits":[15],"gates":[17],"to":[18,27,57,94,100,106,121],"reduce":[19],"the":[20,28,52,73,83,87,107],"clock-to-output":[21],"delay":[22],"and":[23,70,98],"Power-Delay-Product":[24],"with":[25,104],"respect":[26,105],"other":[29,108],"conventional":[30,109],"Dynamic":[31],"Comparators":[33],"(DVCs)":[34],"in":[35,43,90,113],"literature,":[36,114],"and,":[37],"its":[38],"operating":[39],"principle":[40],"described":[42],"detail":[44],"at":[45],"transistor":[46],"level.":[47],"overall":[49],"performance":[50],"of":[51,86,92],"circuit":[53],"assessed,":[55],"referring":[56],"a":[58],"45":[59],"nm":[60],"CMOS":[61],"technology,":[62],"considering":[63,116],"three":[64],"different":[65],"supply":[66,118],"voltages:":[67],"0.6V,":[68],"0.3V":[69],"0.15V,":[71],"along":[72],"entire":[74],"Non-Rail-to-Rail":[75,110],"input":[76],"common-mode":[77],"range":[78],"(ICMR).":[79],"results":[81],"demonstrate":[82],"strong":[84],"advantages":[85],"proposed":[88],"PDVC,":[89],"terms":[91],"2.5\u00d7":[93],"38\u00d7":[95],"higher":[96],"speed":[97],"2.9\u00d7":[99],"25.7\u00d7":[101],"lower":[102],"PDP,":[103],"ICMR":[111],"DVCs":[112],"even":[115],"Ultra-Low":[117],"voltages":[119],"down":[120],"0.15V.":[122]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-09T00:00:00"}