{"id":"https://openalex.org/W4417169719","doi":"https://doi.org/10.1109/icecs66544.2025.11270715","title":"A 5 Gb/s Half-Rate Clock and Data Recovery with Adaptive Equalizer Using ISI Detecting Technique","display_name":"A 5 Gb/s Half-Rate Clock and Data Recovery with Adaptive Equalizer Using ISI Detecting Technique","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417169719","doi":"https://doi.org/10.1109/icecs66544.2025.11270715"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018180824","display_name":"Yong Li","orcid":"https://orcid.org/0000-0001-8049-9128"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yan-Ci Li","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102178485","display_name":"Kuo-Hsing Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuo-Hsing Cheng","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Shi-Yang Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yang Sun","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022417847","display_name":"Hong\u2010Yi Huang","orcid":"https://orcid.org/0000-0002-6556-3256"},"institutions":[{"id":"https://openalex.org/I99613584","display_name":"National Taipei University","ror":"https://ror.org/03e29r284","country_code":"TW","type":"education","lineage":["https://openalex.org/I99613584"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hong-Yi Huang","raw_affiliation_strings":["National Taipei University,Department of Electrical Engineering,Taipei,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taipei University,Department of Electrical Engineering,Taipei,Taiwan","institution_ids":["https://openalex.org/I99613584"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5018180824"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37998102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.002099999925121665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8080000281333923},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.7196000218391418},{"id":"https://openalex.org/keywords/adaptive-equalizer","display_name":"Adaptive equalizer","score":0.6567000150680542},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.6549000144004822},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5931000113487244},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5906999707221985},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5748000144958496},{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.5045999884605408},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.44679999351501465},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.42329999804496765}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8080000281333923},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.7196000218391418},{"id":"https://openalex.org/C25125847","wikidata":"https://www.wikidata.org/wiki/Q4680741","display_name":"Adaptive equalizer","level":4,"score":0.6567000150680542},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.6549000144004822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6521000266075134},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5931000113487244},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5906999707221985},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5748000144958496},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.567300021648407},{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.5045999884605408},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.44679999351501465},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.42329999804496765},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.41830000281333923},{"id":"https://openalex.org/C67545415","wikidata":"https://www.wikidata.org/wiki/Q5384218","display_name":"Equalizer","level":3,"score":0.4072999954223633},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.391400009393692},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.3813000023365021},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.37549999356269836},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.3734999895095825},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3610999882221222},{"id":"https://openalex.org/C97812054","wikidata":"https://www.wikidata.org/wiki/Q2166055","display_name":"Intersymbol interference","level":3,"score":0.34869998693466187},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.3465000092983246},{"id":"https://openalex.org/C102248274","wikidata":"https://www.wikidata.org/wiki/Q168388","display_name":"Adaptive filter","level":2,"score":0.3292999863624573},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.32170000672340393},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.3212999999523163},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.3174999952316284},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.31060001254081726},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.31060001254081726},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.3093999922275543},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.3052999973297119},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.3000999987125397},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2985999882221222},{"id":"https://openalex.org/C17877974","wikidata":"https://www.wikidata.org/wiki/Q2375705","display_name":"Carrier recovery","level":4,"score":0.2930999994277954},{"id":"https://openalex.org/C102349902","wikidata":"https://www.wikidata.org/wiki/Q385390","display_name":"Serial port","level":3,"score":0.29109999537467957},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29109999537467957},{"id":"https://openalex.org/C2776003309","wikidata":"https://www.wikidata.org/wiki/Q1988072","display_name":"Adaptive algorithm","level":2,"score":0.2689000070095062},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.2590999901294708},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.2540999948978424}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1976750846","https://openalex.org/W2051959348","https://openalex.org/W2157437715","https://openalex.org/W2158733536","https://openalex.org/W2168953595","https://openalex.org/W2774192288","https://openalex.org/W2782157112","https://openalex.org/W3005861670","https://openalex.org/W3048038487","https://openalex.org/W4313070059"],"related_works":[],"abstract_inverted_index":{"This":[0,144],"paper":[1],"presents":[2],"a":[3,14,58,79,90,147],"novel":[4],"adaptive":[5,123],"equalization":[6,31],"system":[7],"integrated":[8],"into":[9],"the":[10,35,45,64,87,116,122,135],"phase":[11,37],"detector":[12,29,38],"of":[13],"clock":[15,94],"and":[16,100,118,134,158],"data":[17],"recovery":[18],"(CDR)":[19],"circuit":[20],"to":[21,163,171],"reduce":[22],"hardware":[23],"complexity.":[24],"The":[25,67,105,126],"proposed":[26],"inter-symbol-interference":[27],"(ISI)":[28],"extracts":[30],"feedback":[32],"directly":[33],"from":[34,168],"bang-bang":[36],"(BBPD)":[39],"using":[40],"simple":[41],"bit-level":[42],"logic,":[43],"eliminating":[44],"need":[46],"for":[47,115,121,153],"conventional":[48],"adaptation.":[49],"A":[50],"hybrid":[51],"half-rate":[52],"BBPD":[53],"enables":[54],"high-speed":[55,154],"operation,":[56],"while":[57],"current-mode":[59],"capacitance":[60],"multiplication":[61],"technique":[62],"reduces":[63],"filter":[65],"area.":[66],"is":[68,109,129,138],"fabricated":[69],"by":[70],"TSMC":[71],"90":[72],"nm":[73],"(TN90GUTM)":[74],"1P9M":[75],"CMOS":[76],"process":[77],"with":[78,95,112],"1.0":[80],"V":[81],"supply.":[82],"Operating":[83],"at":[84],"5":[85],"Gb/s,":[86],"CDR":[88,117],"achieves":[89,146],"2.5":[91],"GHz":[92],"recovered":[93],"15.56":[96],"ps":[97,102],"peak-to-peak":[98],"jitter":[99],"2.27":[101],"RMS":[103],"jitter.":[104],"total":[106],"power":[107],"consumption":[108],"21.9":[110],"mW,":[111],"15.1":[113],"mW":[114,120],"6.8":[119],"equalizer":[124],"(EQ).":[125],"chip":[127],"area":[128,137],"1.38":[130],"mm<sup":[131,141],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[132,142],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>,":[133],"core":[136],"only":[139],"0.13":[140],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[143],"architecture":[145],"compact,":[148],"low-power,":[149],"area-efficient":[150],"solution":[151],"suitable":[152],"serial":[155],"receiver":[156],"(Rx)":[157],"can":[159],"be":[160],"widely":[161],"applied":[162],"channel":[164],"loss":[165],"conditions":[166],"ranging":[167],"0":[169],"dB":[170],"18":[172],"dB.":[173]},"counts_by_year":[],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-12-09T00:00:00"}