{"id":"https://openalex.org/W4417169117","doi":"https://doi.org/10.1109/icecs66544.2025.11270631","title":"Target-Aware Automated RTL Generation for RISC-V SoC Designs: A Model-Driven Approach","display_name":"Target-Aware Automated RTL Generation for RISC-V SoC Designs: A Model-Driven Approach","publication_year":2025,"publication_date":"2025-11-17","ids":{"openalex":"https://openalex.org/W4417169117","doi":"https://doi.org/10.1109/icecs66544.2025.11270631"},"language":null,"primary_location":{"id":"doi:10.1109/icecs66544.2025.11270631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120410246","display_name":"Mohamed Badawy","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Mohamed Badawy","raw_affiliation_strings":["Infineon Technologies AG,Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG,Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087876606","display_name":"Jiulong Wang","orcid":"https://orcid.org/0000-0003-1473-8076"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jiulong Wang","raw_affiliation_strings":["Infineon Technologies AG,Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG,Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065548713","display_name":"Paritosh Kumar Sinha","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Paritosh Kumar Sinha","raw_affiliation_strings":["Infineon Technologies AG,Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG,Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046956677","display_name":"Wolfgang Ecker","orcid":"https://orcid.org/0000-0002-9362-8096"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Ecker","raw_affiliation_strings":["Infineon Technologies AG,Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG,Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5120410246"],"corresponding_institution_ids":["https://openalex.org/I137594350"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.45341549,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8895000219345093,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8895000219345093,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.04639999940991402,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.02070000022649765,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5993000268936157},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5467000007629395},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5167999863624573},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4909000098705292},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.47279998660087585},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4124999940395355},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.3506999909877777},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.31690001487731934}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7620999813079834},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5993000268936157},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5587000250816345},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5467000007629395},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5167999863624573},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4909000098705292},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.47279998660087585},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4124999940395355},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3968000113964081},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.3506999909877777},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.31690001487731934},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.29840001463890076},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.29739999771118164},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.28130000829696655},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.2791999876499176},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.2786000072956085},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.2766000032424927},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2718000113964081},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2556000053882599}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs66544.2025.11270631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs66544.2025.11270631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W2550854960"],"related_works":[],"abstract_inverted_index":{"Register-Transfer":[0],"Level":[1],"(RTL)":[2],"generators":[3],"streamline":[4],"hardware":[5],"design":[6,120],"but":[7],"often":[8],"produce":[9],"generic":[10],"designs":[11],"that":[12,32],"fail":[13],"to":[14,39,57,97,104,126,129],"leverage":[15],"platform-specific":[16,47],"resources,":[17,59],"resulting":[18],"in":[19],"suboptimal":[20],"performance":[21],"or":[22],"non-deployable":[23],"implementations.":[24],"This":[25],"paper":[26],"introduces":[27],"a":[28,74],"novel":[29],"model-driven":[30],"methodology":[31,69],"enhances":[33],"RTL":[34,55],"generation":[35],"by":[36,95,102,115,124],"seamlessly":[37],"adapting":[38],"the":[40,52,61,68,71],"target":[41],"platform\u2019s":[42],"unique":[43],"capabilities.":[44],"By":[45],"incorporating":[46],"constraints,":[48],"our":[49],"approach":[50],"automates":[51],"mapping":[53],"of":[54,63,73],"constructs":[56],"optimized":[58],"overcoming":[60],"limitations":[62],"platform-agnostic":[64,130],"designs.":[65,131],"We":[66],"validate":[67],"through":[70],"implementation":[72,121],"RISC-V-based":[75],"System-on-Chip":[76],"(SoC)":[77],"on":[78],"an":[79],"AMD":[80],"Zynq":[81],"UltraScale+":[82],"MPSoC":[83],"board.":[84],"Experimental":[85],"results":[86],"demonstrate":[87],"remarkable":[88],"improvements,":[89],"reducing":[90,119],"lookup":[91],"table":[92],"(LUT)":[93],"usage":[94,101],"up":[96,103,125],"97%,":[98],"flip-flop":[99],"(FF)":[100],"99%,":[105],"achieving":[106],"over":[107],"3\u00d7":[108],"higher":[109],"maximum":[110],"frequency,":[111],"lowering":[112],"power":[113],"consumption":[114],"approximately":[116],"10%,":[117],"and":[118],"run":[122],"time":[123],"94%":[127],"compared":[128]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-09T00:00:00"}