{"id":"https://openalex.org/W4311224519","doi":"https://doi.org/10.1109/icecs202256217.2022.9971115","title":"Balanced Ternary Logic Gates with Memristors","display_name":"Balanced Ternary Logic Gates with Memristors","publication_year":2022,"publication_date":"2022-10-24","ids":{"openalex":"https://openalex.org/W4311224519","doi":"https://doi.org/10.1109/icecs202256217.2022.9971115"},"language":"en","primary_location":{"id":"doi:10.1109/icecs202256217.2022.9971115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9971115","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055047268","display_name":"Moin Diwan","orcid":null},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Moin Diwan","raw_affiliation_strings":["Institute of Analogue Circuits and Image Sensors, University of Siegen,Siegen,Germany","Institute of Analogue Circuits and Image Sensors, University of Siegen, Siegen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Analogue Circuits and Image Sensors, University of Siegen,Siegen,Germany","institution_ids":["https://openalex.org/I206895457"]},{"raw_affiliation_string":"Institute of Analogue Circuits and Image Sensors, University of Siegen, Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059881347","display_name":"Zidu Li","orcid":"https://orcid.org/0000-0002-8348-4957"},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Zidu Li","raw_affiliation_strings":["Institute of Analogue Circuits and Image Sensors, University of Siegen,Siegen,Germany","Institute of Analogue Circuits and Image Sensors, University of Siegen, Siegen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Analogue Circuits and Image Sensors, University of Siegen,Siegen,Germany","institution_ids":["https://openalex.org/I206895457"]},{"raw_affiliation_string":"Institute of Analogue Circuits and Image Sensors, University of Siegen, Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028943371","display_name":"Gregor Schiele","orcid":"https://orcid.org/0000-0003-4266-4828"},"institutions":[{"id":"https://openalex.org/I62318514","display_name":"University of Duisburg-Essen","ror":"https://ror.org/04mz5ra38","country_code":"DE","type":"education","lineage":["https://openalex.org/I62318514"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gregor Schiele","raw_affiliation_strings":["University of Duisburg-Essen,Germany","University of Duisburg-Essen, Germany"],"affiliations":[{"raw_affiliation_string":"University of Duisburg-Essen,Germany","institution_ids":["https://openalex.org/I62318514"]},{"raw_affiliation_string":"University of Duisburg-Essen, Germany","institution_ids":["https://openalex.org/I62318514"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077797379","display_name":"Bhaskar Choubey","orcid":"https://orcid.org/0000-0002-5969-4399"},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bhaskar Choubey","raw_affiliation_strings":["Institute of Analogue Circuits and Image Sensors, University of Siegen,Siegen,Germany","Institute of Analogue Circuits and Image Sensors, University of Siegen, Siegen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Analogue Circuits and Image Sensors, University of Siegen,Siegen,Germany","institution_ids":["https://openalex.org/I206895457"]},{"raw_affiliation_string":"Institute of Analogue Circuits and Image Sensors, University of Siegen, Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5055047268"],"corresponding_institution_ids":["https://openalex.org/I206895457"],"apc_list":null,"apc_paid":null,"fwci":2.5751,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.91609628,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7350839376449585},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.7139429450035095},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6892886161804199},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5721287131309509},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5165983438491821},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5141008496284485},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5047158002853394},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.47655871510505676},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40207889676094055},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.39550256729125977},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3370339274406433},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27341407537460327},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2433636486530304},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17885372042655945}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7350839376449585},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.7139429450035095},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6892886161804199},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5721287131309509},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5165983438491821},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5141008496284485},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5047158002853394},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.47655871510505676},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40207889676094055},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39550256729125977},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3370339274406433},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27341407537460327},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2433636486530304},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17885372042655945},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs202256217.2022.9971115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs202256217.2022.9971115","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1542981317","https://openalex.org/W2027895023","https://openalex.org/W2124296721","https://openalex.org/W2152119245","https://openalex.org/W2162651880","https://openalex.org/W2319549361","https://openalex.org/W2810068957","https://openalex.org/W2894173111","https://openalex.org/W3014166398","https://openalex.org/W3048835310","https://openalex.org/W3111694349","https://openalex.org/W4206222163","https://openalex.org/W4226148806","https://openalex.org/W4312310004"],"related_works":["https://openalex.org/W2066280488","https://openalex.org/W2789662562","https://openalex.org/W4367312965","https://openalex.org/W2979116331","https://openalex.org/W4224111724","https://openalex.org/W2619968078","https://openalex.org/W2552130641","https://openalex.org/W845285418","https://openalex.org/W2079245511","https://openalex.org/W2132796854"],"abstract_inverted_index":{"Classical":[0],"binary":[1],"computing":[2],"technology":[3],"utilises":[4],"tran-sistor":[5],"scaling":[6],"for":[7],"improved":[8],"performance.":[9],"However,":[10],"with":[11],"predicted":[12],"limits":[13],"of":[14,54,76,80,93],"transistor":[15],"scaling,":[16],"alternative":[17],"logic":[18,66,83,101,108],"systems":[19,22],"like":[20],"ternary":[21,34,65,82],"are":[23,42],"gaining":[24],"attraction.":[25],"Furthermore,":[26],"neural":[27],"network":[28],"circuits":[29],"often":[30],"produced":[31],"weights":[32],"wherein":[33],"representations":[35],"would":[36],"lead":[37],"to":[38,62],"optimum":[39],"results.":[40],"Memristors":[41],"a":[43,52,60],"promising":[44],"passive":[45],"device":[46],"which":[47],"is":[48],"being":[49],"used":[50],"in":[51],"number":[53],"neuromorphic":[55],"systems,":[56],"but":[57],"also":[58],"provide":[59],"possibility":[61],"realise":[63],"simple":[64],"gates.":[67,102],"This":[68],"paper":[69],"presents":[70],"the":[71],"design":[72],"and":[73,99],"experimental":[74,104],"re-sults":[75],"first":[77],"ever":[78],"implementation":[79],"balanced":[81],"gates":[84],"using":[85],"Silicon":[86],"Dioxide":[87],"memristors.":[88],"Utilising":[89],"bipolar":[90],"switching":[91],"mechanism":[92],"this":[94],"memristors,":[95],"we":[96],"fabricated":[97],"OR":[98],"AND":[100],"The":[103],"results":[105],"show":[106],"stable":[107],"functionality.":[109]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}