{"id":"https://openalex.org/W2785340529","doi":"https://doi.org/10.1109/icecs.2017.8292109","title":"HLTB design for high-speed multi-FPGA pipelines","display_name":"HLTB design for high-speed multi-FPGA pipelines","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2785340529","doi":"https://doi.org/10.1109/icecs.2017.8292109","mag":"2785340529"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2017.8292109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://www.um.edu.mt/library/oar/handle/123456789/59050","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038673243","display_name":"Josef Magri","orcid":null},"institutions":[{"id":"https://openalex.org/I197854408","display_name":"University of Malta","ror":"https://ror.org/03a62bv60","country_code":"MT","type":"education","lineage":["https://openalex.org/I197854408"]}],"countries":["MT"],"is_corresponding":true,"raw_author_name":"Josef Magri","raw_affiliation_strings":["University of Malta, Msida, Malta"],"affiliations":[{"raw_affiliation_string":"University of Malta, Msida, Malta","institution_ids":["https://openalex.org/I197854408"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044810941","display_name":"Owen Casha","orcid":"https://orcid.org/0000-0002-4337-5609"},"institutions":[{"id":"https://openalex.org/I197854408","display_name":"University of Malta","ror":"https://ror.org/03a62bv60","country_code":"MT","type":"education","lineage":["https://openalex.org/I197854408"]}],"countries":["MT"],"is_corresponding":false,"raw_author_name":"Owen Casha","raw_affiliation_strings":["University of Malta, Msida, Malta"],"affiliations":[{"raw_affiliation_string":"University of Malta, Msida, Malta","institution_ids":["https://openalex.org/I197854408"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046668175","display_name":"Keith Bugeja","orcid":"https://orcid.org/0000-0002-3111-1251"},"institutions":[{"id":"https://openalex.org/I197854408","display_name":"University of Malta","ror":"https://ror.org/03a62bv60","country_code":"MT","type":"education","lineage":["https://openalex.org/I197854408"]}],"countries":["MT"],"is_corresponding":false,"raw_author_name":"Keith Bugeja","raw_affiliation_strings":["University of Malta, Msida, Malta"],"affiliations":[{"raw_affiliation_string":"University of Malta, Msida, Malta","institution_ids":["https://openalex.org/I197854408"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033957295","display_name":"Ivan Grech","orcid":"https://orcid.org/0000-0002-3721-0015"},"institutions":[{"id":"https://openalex.org/I197854408","display_name":"University of Malta","ror":"https://ror.org/03a62bv60","country_code":"MT","type":"education","lineage":["https://openalex.org/I197854408"]}],"countries":["MT"],"is_corresponding":false,"raw_author_name":"Ivan Grech","raw_affiliation_strings":["University of Malta, Msida, Malta"],"affiliations":[{"raw_affiliation_string":"University of Malta, Msida, Malta","institution_ids":["https://openalex.org/I197854408"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051783142","display_name":"Edward Gatt","orcid":"https://orcid.org/0000-0001-6879-719X"},"institutions":[{"id":"https://openalex.org/I197854408","display_name":"University of Malta","ror":"https://ror.org/03a62bv60","country_code":"MT","type":"education","lineage":["https://openalex.org/I197854408"]}],"countries":["MT"],"is_corresponding":false,"raw_author_name":"Edward Gatt","raw_affiliation_strings":["University of Malta, Msida, Malta"],"affiliations":[{"raw_affiliation_string":"University of Malta, Msida, Malta","institution_ids":["https://openalex.org/I197854408"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5038673243"],"corresponding_institution_ids":["https://openalex.org/I197854408"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21490654,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"182","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6750922203063965},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5662054419517517},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5577071905136108},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5541462898254395},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.5343631505966187},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5290668606758118},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.490553081035614},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.43213126063346863},{"id":"https://openalex.org/keywords/data-acquisition","display_name":"Data acquisition","score":0.4288826882839203},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.4255698025226593},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.42220914363861084},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3786987364292145},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20794367790222168},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18442818522453308}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6750922203063965},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5662054419517517},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5577071905136108},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5541462898254395},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.5343631505966187},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5290668606758118},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.490553081035614},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.43213126063346863},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.4288826882839203},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.4255698025226593},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.42220914363861084},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3786987364292145},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20794367790222168},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18442818522453308},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2017.8292109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:www.um.edu.mt:123456789/59050","is_oa":true,"landing_page_url":"https://www.um.edu.mt/library/oar/handle/123456789/59050","pdf_url":null,"source":{"id":"https://openalex.org/S4306400782","display_name":"OAR@UM (University of Malta)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I197854408","host_organization_name":"University of Malta","host_organization_lineage":["https://openalex.org/I197854408"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:www.um.edu.mt:123456789/59050","is_oa":true,"landing_page_url":"https://www.um.edu.mt/library/oar/handle/123456789/59050","pdf_url":null,"source":{"id":"https://openalex.org/S4306400782","display_name":"OAR@UM (University of Malta)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I197854408","host_organization_name":"University of Malta","host_organization_lineage":["https://openalex.org/I197854408"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320313559","display_name":"CERN","ror":"https://ror.org/01ggx4157"},{"id":"https://openalex.org/F4320329157","display_name":"Universit\u00e0 ta' Malta","ror":"https://ror.org/03a62bv60"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W72098765","https://openalex.org/W135305633","https://openalex.org/W2097078822","https://openalex.org/W2152256673","https://openalex.org/W3021691344","https://openalex.org/W6602875916"],"related_works":["https://openalex.org/W2582981600","https://openalex.org/W4389238932","https://openalex.org/W4387467152","https://openalex.org/W3010413952","https://openalex.org/W4212885212","https://openalex.org/W4253989935","https://openalex.org/W4379115910","https://openalex.org/W4287635472","https://openalex.org/W2810560948","https://openalex.org/W2070793896"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,61,64,97,128,141,168,173,183,193,207,220],"design":[4,49,153,208],"and":[5,18,23,112,162,186,199,223],"implementation":[6],"of":[7,27,43,53,63,94,140,160,175,188,196,225],"a":[8,36,44,71,178],"high-level":[9,203],"test":[10,30,51,204],"bench":[11,31],"for":[12,219],"high-speed":[13,197,227],"multi-FPGA":[14],"pipelines,":[15],"to":[16,73,147,165,191],"model":[17],"simulate":[19],"architectures":[20],"that":[21],"gather":[22],"process":[24],"large":[25,45],"amounts":[26],"data.":[28,86],"The":[29,48,57,87,102,121,155],"was":[32,134,144],"successfully":[33],"employed":[34],"in":[35,158,206],"nuclear":[37],"particle":[38],"detector":[39,99],"system,":[40,179],"forming":[41],"part":[42],"physics":[46],"experiment.":[47],"under":[50],"consists":[52],"three":[54],"main":[55],"stages.":[56],"first":[58],"stage":[59,104],"simulates":[60],"acquisition":[62,111],"analog":[65],"input":[66,79],"data,":[67],"providing":[68],"designers":[69],"with":[70,77],"means":[72],"verify":[74],"correct":[75],"operation":[76],"unlimited":[78],"variation,":[80],"be":[81],"it":[82],"actual":[83,98],"or":[84],"generated":[85],"second":[88],"stage,":[89],"which":[90,114,180],"contains":[91],"multiple":[92],"hierarchies":[93],"FPGAs,":[95],"comprises":[96],"firmware":[100],"design.":[101],"last":[103],"is":[105],"divided":[106],"into":[107],"two":[108],"modules:":[109],"data":[110],"triggering,":[113],"are":[115,170],"based":[116],"on":[117],"non-synthesizable":[118],"VHDL":[119],"features.":[120],"simulated":[122],"system":[123],"has":[124],"been":[125],"verified":[126],"against":[127],"provided":[129],"technical":[130],"documentation.":[131],"Each":[132],"module":[133],"individually":[135],"tested;":[136],"subsequently,":[137],"integration":[138],"testing":[139,222],"entire":[142],"pipeline":[143,209],"carried":[145],"out":[146],"ascertain":[148],"its":[149],"physical":[150],"correctness":[151],"across":[152],"corners.":[154],"upfront":[156],"costs":[157],"terms":[159],"time":[161],"resources":[163],"required":[164],"set":[166],"up":[167],"environment":[169],"outweighed":[171],"by":[172],"benefits":[174],"having":[176],"such":[177],"range":[181],"from":[182],"scalability,":[184],"predictability":[185],"manageability":[187],"modular":[189],"systems":[190],"overcome":[192],"associated":[194],"limitations":[195],"synthesis":[198],"instrumentation.":[200],"Hence,":[201],"factoring":[202],"benches":[205],"becomes":[210],"not":[211],"just":[212],"an":[213,216],"asset":[214],"but":[215],"invaluable":[217],"tool":[218],"optimization,":[221],"verification":[224],"complex":[226],"designs.":[228]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}