{"id":"https://openalex.org/W2786248398","doi":"https://doi.org/10.1109/icecs.2017.8292073","title":"A post-processing methodology to improve the automatic design of CMOS gates at layout-level","display_name":"A post-processing methodology to improve the automatic design of CMOS gates at layout-level","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786248398","doi":"https://doi.org/10.1109/icecs.2017.8292073","mag":"2786248398"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2017.8292073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041919625","display_name":"Gustavo H. Smaniotto","orcid":"https://orcid.org/0000-0002-0862-3910"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Gustavo Smaniotto","raw_affiliation_strings":["Universidade Federal de Pelotas-UFPel"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas-UFPel","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025431012","display_name":"Regis Zanandrea","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Regis Zanandrea","raw_affiliation_strings":["Universidade Federal de Pelotas-UFPel"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas-UFPel","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070246186","display_name":"Maicon S. Cardoso","orcid":"https://orcid.org/0000-0002-8967-7864"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Maicon Cardoso","raw_affiliation_strings":["Universidade Federal de Pelotas-UFPel"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas-UFPel","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103293826","display_name":"Renato de Souza","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato de Souza","raw_affiliation_strings":["Universidade Federal de Pelotas-UFPel"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas-UFPel","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus Moreira","raw_affiliation_strings":["Pontificia Universidade Catolica do Rio Grande do Sul-PUCRS"],"affiliations":[{"raw_affiliation_string":"Pontificia Universidade Catolica do Rio Grande do Sul-PUCRS","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe Marques","raw_affiliation_strings":["Universidade Federal de Pelotas-UFPel"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas-UFPel","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104099144","display_name":"Leomar da Rosa","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar da Rosa","raw_affiliation_strings":["Universidade Federal de Pelotas-UFPel"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas-UFPel","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5041919625"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.54448667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"42","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7236515283584595},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5911524295806885},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5658629536628723},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5436654686927795},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.5107324123382568},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5008509159088135},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4941845238208771},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4593622386455536},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.4217320680618286},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37783947587013245},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3577572703361511},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20718839764595032},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16458266973495483},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16014862060546875},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11759451031684875}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7236515283584595},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5911524295806885},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5658629536628723},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5436654686927795},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.5107324123382568},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5008509159088135},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4941845238208771},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4593622386455536},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.4217320680618286},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37783947587013245},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3577572703361511},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20718839764595032},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16458266973495483},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16014862060546875},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11759451031684875},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2017.8292073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1598650370","https://openalex.org/W2015987974","https://openalex.org/W2018989845","https://openalex.org/W2040537281","https://openalex.org/W2061080621","https://openalex.org/W2071496445","https://openalex.org/W2078179095","https://openalex.org/W2088115909","https://openalex.org/W2141516637","https://openalex.org/W2151985720","https://openalex.org/W2161622842","https://openalex.org/W2339316448","https://openalex.org/W6655283212"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2376726667","https://openalex.org/W2357425846","https://openalex.org/W162881505","https://openalex.org/W2466238913","https://openalex.org/W583900352","https://openalex.org/W1464706131","https://openalex.org/W2376028644","https://openalex.org/W2125213949","https://openalex.org/W2154007719"],"abstract_inverted_index":{"The":[0,41,118],"main":[1],"goal":[2],"of":[3,44,105],"many":[4],"recent":[5],"works":[6,70],"is":[7,30,47,82,127],"to":[8,48,63,73,84,109,129,134],"generate":[9],"small":[10],"transistor":[11,51],"networks":[12,20,78],"and":[13,33,57,88,149,152,160],"optimize":[14,74,85],"cell":[15,67,120],"layouts":[16],"automatically.":[17],"However,":[18],"when":[19],"are":[21,71],"generated":[22,53],"by":[23,54],"some":[24,154],"given":[25],"methodology,":[26],"the":[27,35,50,59,65,86,94,103,106,114,124,135],"layout":[28,36,116],"aspect":[29],"not":[31],"considered,":[32],"consequently,":[34],"quality":[37],"may":[38],"be":[39],"affected.":[40],"key":[42],"point":[43],"this":[45,80],"work":[46,81],"analyze":[49],"network":[52,107],"any":[55],"technique":[56],"apply":[58],"proposed":[60,95],"methodology":[61,97,126],"aiming":[62],"improve":[64],"final":[66],"layout.":[68],"Previously":[69],"able":[72,83,128],"only":[75],"series-parallel":[76],"(SP)":[77],"while":[79],"SP":[87],"non-series-parallel":[89],"ones.":[90],"To":[91],"do":[92],"that,":[93],"post-processing":[96,125],"performs":[98],"a":[99],"smart":[100],"reordering":[101],"in":[102,132,145],"switches":[104],"intending":[108],"produce":[110,130],"better":[111],"results":[112],"during":[113],"automatic":[115],"design.":[117],"performed":[119],"set":[121],"demonstrates":[122],"that":[123,138],"layouts,":[131],"comparison":[133],"original":[136],"ones,":[137],"reduces":[139],"geometric":[140],"aspects":[141],"as":[142],"area":[143],"(2%":[144],"average),":[146],"contacts":[147],"(2.5%)":[148],"wirelength":[150],"(0.8%),":[151],"improves":[153],"electrical":[155],"aspects,":[156],"like":[157],"leakage":[158],"(1.74%)":[159],"switching":[161],"power":[162],"(2.6%).":[163]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}