{"id":"https://openalex.org/W2786753698","doi":"https://doi.org/10.1109/icecs.2017.8292022","title":"Digital correction of mismatches in time-interleaved ADCs for digital-RF receivers","display_name":"Digital correction of mismatches in time-interleaved ADCs for digital-RF receivers","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786753698","doi":"https://doi.org/10.1109/icecs.2017.8292022","mag":"2786753698"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2017.8292022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013709755","display_name":"Tomoya Takahashi","orcid":null},"institutions":[{"id":"https://openalex.org/I72375662","display_name":"Osaka Institute of Technology","ror":"https://ror.org/02znffm54","country_code":"JP","type":"education","lineage":["https://openalex.org/I72375662"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tomoya Takahashi","raw_affiliation_strings":["Division of Electrical and Electronic Engineering, Osaka Institute of Technology, Asahi-ku, Osaka, Japan"],"affiliations":[{"raw_affiliation_string":"Division of Electrical and Electronic Engineering, Osaka Institute of Technology, Asahi-ku, Osaka, Japan","institution_ids":["https://openalex.org/I72375662"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037926719","display_name":"Takao Kihara","orcid":"https://orcid.org/0000-0003-2776-6316"},"institutions":[{"id":"https://openalex.org/I72375662","display_name":"Osaka Institute of Technology","ror":"https://ror.org/02znffm54","country_code":"JP","type":"education","lineage":["https://openalex.org/I72375662"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takao Kihara","raw_affiliation_strings":["Division of Electrical and Electronic Engineering, Osaka Institute of Technology, Asahi-ku, Osaka, Japan"],"affiliations":[{"raw_affiliation_string":"Division of Electrical and Electronic Engineering, Osaka Institute of Technology, Asahi-ku, Osaka, Japan","institution_ids":["https://openalex.org/I72375662"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042093333","display_name":"Tsutomu Yoshimura","orcid":"https://orcid.org/0000-0002-9759-2414"},"institutions":[{"id":"https://openalex.org/I72375662","display_name":"Osaka Institute of Technology","ror":"https://ror.org/02znffm54","country_code":"JP","type":"education","lineage":["https://openalex.org/I72375662"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tsutomu Yoshimura","raw_affiliation_strings":["Division of Electrical and Electronic Engineering, Osaka Institute of Technology, Asahi-ku, Osaka, Japan"],"affiliations":[{"raw_affiliation_string":"Division of Electrical and Electronic Engineering, Osaka Institute of Technology, Asahi-ku, Osaka, Japan","institution_ids":["https://openalex.org/I72375662"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013709755"],"corresponding_institution_ids":["https://openalex.org/I72375662"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.19833172,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.66363525390625},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.6136058568954468},{"id":"https://openalex.org/keywords/aliasing","display_name":"Aliasing","score":0.5889660120010376},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5716124773025513},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5710841417312622},{"id":"https://openalex.org/keywords/anti-aliasing-filter","display_name":"Anti-aliasing filter","score":0.5310131907463074},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5192318558692932},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.47564172744750977},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.4666915535926819},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.44241324067115784},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4324858486652374},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.4265406131744385},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.3941028118133545},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.36473381519317627},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.308426171541214},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.2913784980773926},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2758151590824127},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23824629187583923},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2022973895072937},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15125122666358948},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1368129849433899},{"id":"https://openalex.org/keywords/root-raised-cosine-filter","display_name":"Root-raised-cosine filter","score":0.11529797315597534}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.66363525390625},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6136058568954468},{"id":"https://openalex.org/C4069607","wikidata":"https://www.wikidata.org/wiki/Q868732","display_name":"Aliasing","level":3,"score":0.5889660120010376},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5716124773025513},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5710841417312622},{"id":"https://openalex.org/C146826852","wikidata":"https://www.wikidata.org/wiki/Q604241","display_name":"Anti-aliasing filter","level":5,"score":0.5310131907463074},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5192318558692932},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.47564172744750977},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.4666915535926819},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.44241324067115784},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4324858486652374},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.4265406131744385},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.3941028118133545},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.36473381519317627},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.308426171541214},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2913784980773926},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2758151590824127},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23824629187583923},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2022973895072937},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15125122666358948},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1368129849433899},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.11529797315597534},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2017.8292022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1513413962","https://openalex.org/W2094019269","https://openalex.org/W2104040946","https://openalex.org/W2122365245","https://openalex.org/W2170331687","https://openalex.org/W2204971828","https://openalex.org/W2757425952"],"related_works":["https://openalex.org/W2904640696","https://openalex.org/W2752640128","https://openalex.org/W2568520569","https://openalex.org/W4206356469","https://openalex.org/W2345299457","https://openalex.org/W2942561789","https://openalex.org/W2418527074","https://openalex.org/W2997894768","https://openalex.org/W2533361262","https://openalex.org/W4386730006"],"abstract_inverted_index":{"Time-interleaving":[0],"analog-to-digital":[1],"converters":[2],"(ADCs)":[3],"decreases":[4],"the":[5,25,31,36,65,81,85,98,113,118,122],"required":[6],"sampling":[7,53],"rate":[8],"for":[9,45,61,89],"one":[10,101,103],"ADC":[11,38],"to":[12,51,92],"achieve":[13],"gigasamples":[14],"per":[15],"second":[16],"(GS/s)":[17],"rates.":[18],"The":[19,40,67],"gain":[20],"and":[21,75,105,109,127],"timing":[22],"mismatches":[23],"among":[24],"ADCs":[26],"generate":[27],"aliasing":[28,119],"signals,":[29],"degrading":[30],"spurious-free":[32],"dynamic":[33],"range":[34],"of":[35,125],"time-interleaved":[37],"(TI-ADC).":[39],"conventional":[41,99],"digital":[42,58],"correction":[43,59,86],"methods":[44],"TI-ADCs":[46,63],"have":[47,93],"not":[48],"considered":[49],"application":[50],"direct-RF":[52],"receivers.":[54,66],"We":[55],"present":[56],"a":[57],"method":[60,69,115],"M-channel":[62],"in":[64,80],"proposed":[68,114],"employs":[70],"in-phase/quadrature-phase":[71],"(I/Q)":[72],"downconversion":[73],"mixers":[74],"cascaded":[76],"integrator-comb":[77],"(CIC)":[78],"filters":[79],"receiver.":[82],"This":[83],"allows":[84],"circuit":[87],"(except":[88],"mismatch":[90],"estimation)":[91],"fewer":[94],"building":[95],"blocks":[96],"than":[97],"methods:":[100],"adder,":[102],"multiplier,":[104],"no":[106],"filter.":[107],"Simulations":[108],"measurements":[110],"show":[111],"that":[112],"completely":[116],"reduces":[117],"signals":[120],"below":[121],"noise":[123],"floor":[124],"4-":[126],"2-channel":[128],"12-bit":[129],"TI-ADCs,":[130],"respectively.":[131]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}