{"id":"https://openalex.org/W2792877759","doi":"https://doi.org/10.1109/icecs.2017.8292007","title":"Evaluation of NoC on multi-FPGA interconnection using GTX transceiver","display_name":"Evaluation of NoC on multi-FPGA interconnection using GTX transceiver","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2792877759","doi":"https://doi.org/10.1109/icecs.2017.8292007","mag":"2792877759"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2017.8292007","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059930220","display_name":"Atef Dorai","orcid":null},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Atef Dorai","raw_affiliation_strings":["IRISA/INRIA, University of Rennes 1, Lannion, France"],"affiliations":[{"raw_affiliation_string":"IRISA/INRIA, University of Rennes 1, Lannion, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802","https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012353019","display_name":"Olivier Sentieys","orcid":"https://orcid.org/0000-0003-4334-6418"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Sentieys","raw_affiliation_strings":["IRISA/INRIA, University of Rennes 1, Lannion, France"],"affiliations":[{"raw_affiliation_string":"IRISA/INRIA, University of Rennes 1, Lannion, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802","https://openalex.org/I1326498283"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020240144","display_name":"H\u00e9l\u00e8ne Dubois","orcid":"https://orcid.org/0000-0001-6361-6687"},"institutions":[{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Helene Dubois","raw_affiliation_strings":["IRISA/INRIA, University of Rennes 1, Lannion, France"],"affiliations":[{"raw_affiliation_string":"IRISA/INRIA, University of Rennes 1, Lannion, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802","https://openalex.org/I1326498283"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059930220"],"corresponding_institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I1326498283","https://openalex.org/I56067802"],"apc_list":null,"apc_paid":null,"fwci":0.23585868,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60906763,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"49","issue":null,"first_page":"170","last_page":"173"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.8358860015869141},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8206444978713989},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7192364931106567},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6482808589935303},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5419110059738159},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5315060019493103},{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.52816241979599},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.5055384635925293},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.49901771545410156},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.46357065439224243},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3882707357406616},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.21384382247924805},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19657650589942932},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12676316499710083}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.8358860015869141},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8206444978713989},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7192364931106567},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6482808589935303},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5419110059738159},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5315060019493103},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.52816241979599},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.5055384635925293},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.49901771545410156},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.46357065439224243},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3882707357406616},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.21384382247924805},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19657650589942932},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12676316499710083}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2017.8292007","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1996671501","https://openalex.org/W2006144085","https://openalex.org/W2043586941","https://openalex.org/W2099207424","https://openalex.org/W2111326077","https://openalex.org/W2115217077","https://openalex.org/W2118398425","https://openalex.org/W2145715153","https://openalex.org/W2315872221","https://openalex.org/W2386615278","https://openalex.org/W2558337280","https://openalex.org/W2573612625","https://openalex.org/W6674967778"],"related_works":["https://openalex.org/W1989703526","https://openalex.org/W2169580068","https://openalex.org/W2054088497","https://openalex.org/W2798426149","https://openalex.org/W2988883125","https://openalex.org/W2019423344","https://openalex.org/W1490245094","https://openalex.org/W2375455039","https://openalex.org/W2055708614","https://openalex.org/W2015043963"],"abstract_inverted_index":{"Multi-FPGA":[0],"platforms":[1],"are":[2],"very":[3],"popular":[4],"today":[5],"for":[6,146],"pre-silicon":[7],"verification":[8],"of":[9,44,79,149],"complex":[10],"designs":[11],"due":[12],"to":[13,23,109,120,151],"their":[14],"low":[15,180],"cost":[16],"and":[17,30,183],"high":[18,101,123],"speed.":[19],"The":[20,38,171],"idea":[21],"is":[22,40,57,118,169],"divide":[24],"these":[25],"systems":[26],"into":[27],"smaller":[28],"sub-systems":[29],"implement":[31],"each":[32],"one":[33],"on":[34,47,76,93,97,131,165],"a":[35,73,122,161],"separate":[36],"chip.":[37],"challenge":[39],"that":[41,175],"the":[42,52,64,77,95,100,112,132,136,166,176],"number":[43],"IOs":[45],"available":[46,133],"FPGA":[48],"remains":[49],"constant":[50],"despite":[51],"technological":[53],"evolution.":[54],"This":[55,70],"problem":[56],"resolved":[58],"by":[59],"multiplexing":[60,67],"several":[61],"cut-signals":[62],"using":[63,99,126],"time":[65],"division":[66],"scheduling":[68],"mechanism.":[69],"structure":[71],"has":[72],"strong":[74],"effect":[75],"speed":[78,102,110],"transmission":[80,113],"between":[81,114,155],"FPGAs.":[82,157],"However,":[83],"an":[84],"inter-FPGA":[85],"bottleneck":[86],"appears.":[87],"In":[88,107,158],"this":[89],"paper,":[90],"we":[91],"focus":[92],"evaluating":[94],"Network-on-Chip":[96],"multi-FPGA":[98],"serial":[103],"transceiver":[104],"GTX":[105,116],"block.":[106],"order":[108],"up":[111],"FPGAs,":[115],"Transceiver":[117],"used":[119],"provide":[121],"bandwidth":[124,137],"while":[125],"fewer":[127],"pins":[128],"connections.":[129],"Depending":[130],"multi-gigabit":[134],"transceiver,":[135],"per":[138],"connection":[139],"can":[140],"reach":[141],"12.5":[142],"Gb/s":[143],"which":[144],"allows":[145],"large":[147],"amounts":[148],"data":[150],"be":[152],"moved":[153],"quickly":[154],"multiple":[156],"our":[159],"evaluation,":[160],"VC707":[162],"platform":[163],"based":[164],"Virtex-7":[167],"device":[168],"used.":[170],"simulation":[172],"results":[173],"show":[174],"proposed":[177],"architecture":[178],"provides":[179],"area":[181],"consumption":[182],"latencies":[184],"under":[185],"different":[186],"traffic":[187],"patterns.":[188]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}