{"id":"https://openalex.org/W2785533770","doi":"https://doi.org/10.1109/icecs.2017.8291996","title":"A cell clustering technique to reduce transistor count","display_name":"A cell clustering technique to reduce transistor count","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2785533770","doi":"https://doi.org/10.1109/icecs.2017.8291996","mag":"2785533770"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2017.8291996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8291996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002254018","display_name":"Calebe Concei\u00e7\u00e3o","orcid":"https://orcid.org/0000-0001-8341-5313"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Calebe Conceicao","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, RS, BR"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, RS, BR","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109388535","display_name":"Gisell Moura","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gisell Moura","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Inform \u00e1tica, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Inform \u00e1tica, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089968827","display_name":"Filipe Pisoni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155777","display_name":"Instituto Federal Sul-rio-grandense","ror":"https://ror.org/05dr32318","country_code":"BR","type":"education","lineage":["https://openalex.org/I4210155777"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Filipe Pisoni","raw_affiliation_strings":["Instituto Federal Sul-Rio-Grandense (IFSUL), Campus Charqueadas, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto Federal Sul-Rio-Grandense (IFSUL), Campus Charqueadas, RS, Brazil","institution_ids":["https://openalex.org/I4210155777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Inform \u00e1tica, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Inform \u00e1tica, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002254018"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.7167,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.74251952,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"189"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9409908056259155},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7152432203292847},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.5867934226989746},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5731467604637146},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.5463862419128418},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5210406184196472},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4603433907032013},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.43673160672187805},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43109554052352905},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4294653534889221},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4203597903251648},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34577223658561707},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25702935457229614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2320493459701538},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18093085289001465},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16653147339820862},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08053523302078247},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06818056106567383}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9409908056259155},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7152432203292847},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.5867934226989746},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5731467604637146},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5463862419128418},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5210406184196472},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4603433907032013},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.43673160672187805},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43109554052352905},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4294653534889221},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4203597903251648},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34577223658561707},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25702935457229614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2320493459701538},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18093085289001465},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16653147339820862},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08053523302078247},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06818056106567383},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2017.8291996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8291996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W300217068","https://openalex.org/W1984867218","https://openalex.org/W2018989845","https://openalex.org/W2024449544","https://openalex.org/W2061080621","https://openalex.org/W2116118782","https://openalex.org/W2129183345","https://openalex.org/W2133839464","https://openalex.org/W2341748024","https://openalex.org/W2533230976","https://openalex.org/W2581630055"],"related_works":["https://openalex.org/W2011010529","https://openalex.org/W2109670648","https://openalex.org/W2157874690","https://openalex.org/W2120655977","https://openalex.org/W2000778050","https://openalex.org/W2540275465","https://openalex.org/W1925985328","https://openalex.org/W4233234973","https://openalex.org/W1964556228","https://openalex.org/W2785533770"],"abstract_inverted_index":{"It":[0],"is":[1,93,112],"proposed":[2],"a":[3,13,29,45],"gate":[4],"clustering":[5],"technique":[6,62],"to":[7,20,63,69],"decrease":[8],"the":[9,49,61,64,80,101,118,121],"transistor":[10,122],"count":[11],"in":[12,98,115],"circuit.":[14],"This":[15],"enables":[16],"an":[17,70],"optimization":[18],"willing":[19],"reduce":[21],"area":[22],"and":[23,42,86,100],"power,":[24],"specially":[25],"leakage":[26,87],"power.":[27,88],"In":[28],"circuit":[30],"netlist,":[31],"some":[32],"sets":[33],"of":[34,91,103,117,120],"connected":[35],"cells":[36],"with":[37,48,54,79],"fanout":[38],"one":[39],"are":[40],"clustered":[41],"replaced":[43],"by":[44,95,105],"single":[46],"cell":[47,73],"same":[50],"logic":[51],"function,":[52],"but":[53],"fewer":[55],"transistors.":[56],"To":[57],"validate,":[58],"we":[59],"applied":[60],"ITC99":[65],"benchmark":[66],"circuits":[67],"synthesized":[68],"180nm":[71],"vendor":[72],"library.":[74],"The":[75,89],"results":[76],"were":[77],"compared":[78],"original":[81],"netlist":[82],"regarding":[83],"area,":[84],"dynamic":[85],"number":[90,102],"transistors":[92],"reduced":[94],"8":[96],"%":[97],"average,":[99],"connections":[104],"27":[106],"%.":[107],"A":[108],"significant":[109],"power":[110],"reduction":[111,119],"also":[113],"achieved":[114],"function":[116],"count.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}