{"id":"https://openalex.org/W2306407715","doi":"https://doi.org/10.1109/icecs.2015.7440401","title":"High performance FIR filter design for 6-input LUT based FPGAs","display_name":"High performance FIR filter design for 6-input LUT based FPGAs","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2306407715","doi":"https://doi.org/10.1109/icecs.2015.7440401","mag":"2306407715"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038302966","display_name":"U\u011fur \u00c7ini","orcid":"https://orcid.org/0000-0002-9827-7993"},"institutions":[{"id":"https://openalex.org/I12387023","display_name":"Trakya University","ror":"https://ror.org/00xa0xn82","country_code":"TR","type":"education","lineage":["https://openalex.org/I12387023"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Ugur Cini","raw_affiliation_strings":["Dept. of Electrical Engg., Trakya University, Edirne, Turkey"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engg., Trakya University, Edirne, Turkey","institution_ids":["https://openalex.org/I12387023"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102857302","display_name":"Mustafa Aktan","orcid":"https://orcid.org/0000-0001-9240-4827"},"institutions":[{"id":"https://openalex.org/I66514158","display_name":"Hacettepe University","ror":"https://ror.org/04kwvgz42","country_code":"TR","type":"education","lineage":["https://openalex.org/I66514158"]},{"id":"https://openalex.org/I4210144623","display_name":"ODT\u00dc Teknokent (Turkey)","ror":"https://ror.org/04a197k40","country_code":"TR","type":"company","lineage":["https://openalex.org/I4210144623"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Mustafa Aktan","raw_affiliation_strings":["TeraHz Microelectronics, Hacettepe Teknokent, Ankara, Turkey","TeraHz Microelectronics, Ankara, Turkey"],"affiliations":[{"raw_affiliation_string":"TeraHz Microelectronics, Hacettepe Teknokent, Ankara, Turkey","institution_ids":["https://openalex.org/I66514158","https://openalex.org/I4210144623"]},{"raw_affiliation_string":"TeraHz Microelectronics, Ankara, Turkey","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5038302966"],"corresponding_institution_ids":["https://openalex.org/I12387023"],"apc_list":null,"apc_paid":null,"fwci":0.2872,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59728296,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"653","last_page":"656"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.9110696315765381},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8219912052154541},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7330955862998962},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6978850364685059},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.5990103483200073},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4944624900817871},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47032344341278076},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4536511301994324},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42765581607818604},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20774617791175842}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.9110696315765381},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8219912052154541},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7330955862998962},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6978850364685059},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.5990103483200073},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4944624900817871},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47032344341278076},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4536511301994324},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42765581607818604},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20774617791175842},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6899999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1973623217","https://openalex.org/W2049910134","https://openalex.org/W2094665651","https://openalex.org/W2111010659","https://openalex.org/W2154656381","https://openalex.org/W2163145982","https://openalex.org/W2163548393","https://openalex.org/W3212618473"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W3208151864","https://openalex.org/W2374017528","https://openalex.org/W4226341794","https://openalex.org/W4387951306","https://openalex.org/W4285503609","https://openalex.org/W2022633778"],"abstract_inverted_index":{"Advanced":[0],"FPGA":[1],"structures":[2],"contain":[3],"6-input":[4,36,55],"LUT":[5,37],"tables":[6],"suitable":[7],"for":[8,97],"the":[9,33,40,58,72,75,98,105],"implementation":[10],"of":[11,35,54],"complex":[12],"logic":[13],"functions":[14],"in":[15,57,71],"a":[16],"more":[17,115],"compact":[18],"structure.":[19],"In":[20],"this":[21],"paper,":[22],"high":[23,62],"performance":[24,63],"fixed":[25,43],"coefficient":[26,44],"FIR":[27,64,102],"filters":[28],"are":[29,82],"designed":[30,99],"by":[31],"exploiting":[32],"advantages":[34],"structures.":[38],"Using":[39],"proposed":[41,111],"methodology,":[42],"multiplication":[45],"and":[46],"accumulation":[47],"is":[48,66,95],"employed":[49,83],"as":[50],"only":[51,78],"two":[52],"cascades":[53],"LUTs":[56],"critical":[59],"path.":[60],"Therefore":[61],"filtering":[65],"possible":[67],"without":[68],"any":[69],"pipelining":[70],"system.":[73],"For":[74],"multiply-accumulate":[76],"operations":[77],"(6,":[79],"3)":[80],"counters":[81],"together":[84],"with":[85],"redundant":[86],"carry":[87],"double":[88],"save":[89],"operations.":[90,126],"440":[91],"MHz":[92],"clock":[93],"frequency":[94],"reached":[96],"25":[100],"tap":[101],"filter":[103],"on":[104],"Stratix":[106],"II":[107],"family":[108],"FPGA.":[109],"The":[110],"arithmetic":[112],"structure":[113],"provides":[114],"than":[116],"90%":[117],"speed":[118],"advantage":[119],"over":[120],"hardware":[121],"multiplier":[122],"based":[123],"multiply":[124],"accumulate":[125]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}