{"id":"https://openalex.org/W2309016940","doi":"https://doi.org/10.1109/icecs.2015.7440338","title":"Bit-error-rate analysis and mixed signal triple modular redundancy methods for data converters","display_name":"Bit-error-rate analysis and mixed signal triple modular redundancy methods for data converters","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2309016940","doi":"https://doi.org/10.1109/icecs.2015.7440338","mag":"2309016940"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113801381","display_name":"Jason Muhlestein","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jason Muhlestein","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061854473","display_name":"Hariprasath Venkatram","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hariprasath Venkatram","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012297571","display_name":"Jon Guerber","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jon Guerber","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109918973","display_name":"Allen Waters","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Allen Waters","raw_affiliation_strings":["University of Washington, Seattle, WA"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5113801381"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14405188,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"421","last_page":"424"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.8054969906806946},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6986216902732849},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6839282512664795},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5391884446144104},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5391249060630798},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.5245054960250854},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.47083353996276855},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.42990145087242126},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.41925108432769775},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41579532623291016},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.37819555401802063},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30155545473098755},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12467780709266663},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.11829215288162231},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0974280834197998},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.09485921263694763},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08897426724433899},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0763012170791626}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.8054969906806946},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6986216902732849},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6839282512664795},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5391884446144104},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5391249060630798},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.5245054960250854},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.47083353996276855},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.42990145087242126},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.41925108432769775},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41579532623291016},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37819555401802063},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30155545473098755},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12467780709266663},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.11829215288162231},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0974280834197998},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.09485921263694763},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08897426724433899},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0763012170791626},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1562973968","https://openalex.org/W2068685378","https://openalex.org/W2071267997","https://openalex.org/W2091968018","https://openalex.org/W2136061751","https://openalex.org/W2151189321"],"related_works":["https://openalex.org/W2759986866","https://openalex.org/W3205077634","https://openalex.org/W1535436919","https://openalex.org/W3027656099","https://openalex.org/W3156142317","https://openalex.org/W2495953643","https://openalex.org/W2538983634","https://openalex.org/W1987658008","https://openalex.org/W2981191153","https://openalex.org/W2109390513"],"abstract_inverted_index":{"This":[0],"paper":[1],"analyzes":[2],"the":[3,48,57,77],"effect":[4],"of":[5,72],"bit":[6,54,58,73],"error":[7,59,74,82],"rate":[8,75],"on":[9,93],"ADC":[10,36],"performance":[11,60],"and":[12,34,52,80],"presents":[13],"triple":[14],"modular":[15],"redundancy":[16],"method":[17,85],"for":[18],"data":[19],"converters.":[20],"A":[21],"comparison":[22],"among":[23,76],"different":[24,78],"analog":[25,63],"to":[26,50,90],"digital":[27],"converters":[28],"(including":[29],"successive":[30],"approximation":[31],"register,":[32],"algorithmic/cyclic,":[33],"pipeline":[35],"architectures)":[37],"are":[38],"discussed.":[39],"It":[40],"is":[41],"shown":[42],"that":[43,86],"a":[44,69],"multi-path":[45],"architecture":[46],"provides":[47],"ability":[49],"measure":[51],"correct":[53],"errors,":[55],"squaring":[56],"without":[61,96],"additional":[62],"area":[64],"or":[65],"power.":[66],"We":[67],"provide":[68],"comparative":[70],"study":[71],"architectures":[79],"an":[81],"power":[83],"calculation":[84],"may":[87],"be":[88],"applied":[89],"further":[91],"variations":[92],"these":[94],"architectures,":[95],"time-consuming":[97],"transient":[98],"simulations.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}