{"id":"https://openalex.org/W2312148036","doi":"https://doi.org/10.1109/icecs.2015.7440264","title":"Process variability in FinFET standard cells with different transistor sizing techniques","display_name":"Process variability in FinFET standard cells with different transistor sizing techniques","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2312148036","doi":"https://doi.org/10.1109/icecs.2015.7440264","mag":"2312148036"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004138848","display_name":"Alexandra L. Zimpeck","orcid":"https://orcid.org/0000-0002-3583-1002"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Alexandra L. Zimpeck","raw_affiliation_strings":["Instituto de Inform\u00e1tica - PPGC/PGMicro, Universidade Federal do Rio Grande do Sul (UFRGS), Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica - PPGC/PGMicro, Universidade Federal do Rio Grande do Sul (UFRGS), Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016825373","display_name":"Cristina Meinhardt","orcid":"https://orcid.org/0000-0003-1088-1000"},"institutions":[{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Cristina Meinhardt","raw_affiliation_strings":["Centro de Ci\u00eancias Computacionais - C3, Universidade Federal do Rio Grande (FURG), Brazil"],"affiliations":[{"raw_affiliation_string":"Centro de Ci\u00eancias Computacionais - C3, Universidade Federal do Rio Grande (FURG), Brazil","institution_ids":["https://openalex.org/I126460647"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015760255","display_name":"Gracieli Posser","orcid":"https://orcid.org/0000-0003-4683-3676"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gracieli Posser","raw_affiliation_strings":["Instituto de Inform\u00e1tica - PPGC/PGMicro, Universidade Federal do Rio Grande do Sul (UFRGS), Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica - PPGC/PGMicro, Universidade Federal do Rio Grande do Sul (UFRGS), Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["Instituto de Inform\u00e1tica - PPGC/PGMicro, Universidade Federal do Rio Grande do Sul (UFRGS), Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica - PPGC/PGMicro, Universidade Federal do Rio Grande do Sul (UFRGS), Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004138848"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61300152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"121","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.9369917511940002},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7296842336654663},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7154818177223206},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5389876961708069},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4925142228603363},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4741898477077484},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46719929575920105},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24593016505241394},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23635920882225037},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16874510049819946},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.0669456422328949}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.9369917511940002},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7296842336654663},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7154818177223206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5389876961708069},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4925142228603363},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4741898477077484},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46719929575920105},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24593016505241394},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23635920882225037},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16874510049819946},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0669456422328949},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W891163824","https://openalex.org/W1587386427","https://openalex.org/W1965242084","https://openalex.org/W1975313812","https://openalex.org/W2017168063","https://openalex.org/W2025338205","https://openalex.org/W2033700531","https://openalex.org/W2034563310","https://openalex.org/W2037173912","https://openalex.org/W2082209063","https://openalex.org/W2088115909","https://openalex.org/W2126810113","https://openalex.org/W2131905059","https://openalex.org/W2135407913","https://openalex.org/W2150368362","https://openalex.org/W2154792351","https://openalex.org/W2161242714","https://openalex.org/W2539566014","https://openalex.org/W4235784435","https://openalex.org/W6672852001","https://openalex.org/W6683891485"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2588941787"],"abstract_inverted_index":{"This":[0],"work":[1],"evaluates":[2],"the":[3,9,57,92],"impact":[4],"of":[5,12,15],"process":[6,75,85],"variations":[7],"on":[8],"electrical":[10],"behavior":[11],"a":[13,35],"set":[14],"combinational":[16],"cells":[17,60,65],"considering":[18],"different":[19],"transistor":[20,36,50,81],"sizing":[21,37,51,94],"techniques:":[22],"minimum":[23,80],"sizing,":[24],"logical":[25,68],"effort":[26,69],"and":[27],"delay-optimized":[28,93],"sizing.":[29,82],"The":[30,43,83],"optimization":[31],"is":[32,46,88],"done":[33],"by":[34,90],"tool":[38],"that":[39,64],"employs":[40],"geometric":[41],"programming.":[42],"main":[44],"point":[45],"to":[47,74],"observe":[48],"how":[49],"techniques":[52],"could":[53],"be":[54],"explored":[55],"for":[56],"FinFET":[58],"standard":[59],"design.":[61],"Results":[62],"show":[63],"sized":[66],"accordingly":[67],"technique":[70],"are":[71],"more":[72],"sensible":[73],"variability":[76,86],"when":[77],"compared":[78],"with":[79],"best":[84],"robustness":[87],"achieved":[89],"adopting":[91],"technique.":[95]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}