{"id":"https://openalex.org/W2304497829","doi":"https://doi.org/10.1109/icecs.2015.7440262","title":"Low power differential three transistors two memristors based RRAM cell","display_name":"Low power differential three transistors two memristors based RRAM cell","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2304497829","doi":"https://doi.org/10.1109/icecs.2015.7440262","mag":"2304497829"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085227414","display_name":"Ahmad A. Daoud","orcid":null},"institutions":[{"id":"https://openalex.org/I88017793","display_name":"Port Said University","ror":"https://ror.org/01vx5yq44","country_code":"EG","type":"education","lineage":["https://openalex.org/I88017793"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Ahmad Alsayyid Daoud","raw_affiliation_strings":["Faculty of Engineering, Port Said University, Port Said, Port Fouad"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Port Said University, Port Said, Port Fouad","institution_ids":["https://openalex.org/I88017793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089963513","display_name":"Ahmed Shaaban Dessouki","orcid":null},"institutions":[{"id":"https://openalex.org/I88017793","display_name":"Port Said University","ror":"https://ror.org/01vx5yq44","country_code":"EG","type":"education","lineage":["https://openalex.org/I88017793"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Shaaban Dessouki","raw_affiliation_strings":["Faculty of Engineering, Port Said University, Port Said, Port Fouad"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Port Said University, Port Said, Port Fouad","institution_ids":["https://openalex.org/I88017793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082099037","display_name":"Sherif M. Abuelenin","orcid":"https://orcid.org/0000-0002-6489-7457"},"institutions":[{"id":"https://openalex.org/I88017793","display_name":"Port Said University","ror":"https://ror.org/01vx5yq44","country_code":"EG","type":"education","lineage":["https://openalex.org/I88017793"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Sherif Mohamed Abuelenin","raw_affiliation_strings":["Faculty of Engineering, Port Said University, Port Said, Port Fouad"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Port Said University, Port Said, Port Fouad","institution_ids":["https://openalex.org/I88017793"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085227414"],"corresponding_institution_ids":["https://openalex.org/I88017793"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61240171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"113","last_page":"116"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.923042893409729},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7174370288848877},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.6299640536308289},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5852659940719604},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5798068046569824},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5641298890113831},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5521251559257507},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3765803873538971},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20831620693206787},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1971249282360077}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.923042893409729},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7174370288848877},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.6299640536308289},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5852659940719604},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5798068046569824},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5641298890113831},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5521251559257507},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3765803873538971},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20831620693206787},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1971249282360077}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W269193903","https://openalex.org/W608191780","https://openalex.org/W2007898123","https://openalex.org/W2026429700","https://openalex.org/W2045009304","https://openalex.org/W2069233440","https://openalex.org/W2109987134","https://openalex.org/W2112181056","https://openalex.org/W2119253312","https://openalex.org/W2143483829","https://openalex.org/W2153690880","https://openalex.org/W2156555351","https://openalex.org/W2161330443","https://openalex.org/W2162651880","https://openalex.org/W2603064927","https://openalex.org/W3106114372","https://openalex.org/W3151055086","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W4251693286","https://openalex.org/W1543954628","https://openalex.org/W4385367273","https://openalex.org/W2797315502","https://openalex.org/W2163054919","https://openalex.org/W4283019775","https://openalex.org/W4252977987","https://openalex.org/W3173413269"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,47],"scheme":[4,41,84],"of":[5,35,46,64,72],"three":[6],"transistors":[7],"two":[8,18],"memristors":[9,19],"based":[10],"memory":[11],"cell.":[12],"The":[13,40,50,82],"write":[14,51,100],"process":[15,25],"connects":[16,26],"the":[17,23,32,36,43,70,78,94],"in":[20,28,62],"series":[21],"and":[22,52,66,77,88,101],"read":[24,53,102],"them":[27],"parallel.":[29],"It":[30],"utilizes":[31],"slowness":[33],"property":[34],"OFF":[37],"memristive":[38],"switching.":[39],"uses":[42],"differential":[44],"method":[45],"sense":[48],"amplifier.":[49],"circuit":[54],"schematics":[55],"are":[56,60],"shown.":[57],"Simulation":[58],"results":[59],"provided":[61],"terms":[63],"power":[65,86],"time":[67],"delay":[68],"under":[69],"use":[71],"45":[73],"nm":[74],"MOSFETs":[75,96],"technology":[76],"exponential":[79],"memristor":[80],"model.":[81],"proposed":[83],"is":[85],"efficient,":[87],"it":[89],"shows":[90],"good":[91],"compatibility":[92],"with":[93],"sub-micron":[95],"models":[97],"for":[98],"both":[99],"processes.":[103]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}