{"id":"https://openalex.org/W2020052555","doi":"https://doi.org/10.1109/icecs.2011.6122372","title":"Strategic placement of reliable routers for the optimization of dependable dynamic NoC","display_name":"Strategic placement of reliable routers for the optimization of dependable dynamic NoC","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2020052555","doi":"https://doi.org/10.1109/icecs.2011.6122372","mag":"2020052555"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122372","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122372","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020025860","display_name":"C\u00e9dric Killian","orcid":"https://orcid.org/0000-0003-1525-4225"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C. Killian","raw_affiliation_strings":["Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France"],"affiliations":[{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036139436","display_name":"Camel Tanougast","orcid":"https://orcid.org/0000-0002-5399-1683"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Tanougast","raw_affiliation_strings":["Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France"],"affiliations":[{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031641791","display_name":"F. Monteiro","orcid":"https://orcid.org/0009-0007-9250-0676"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Monteiro","raw_affiliation_strings":["Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France"],"affiliations":[{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111757132","display_name":"A. Dandache","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Dandache","raw_affiliation_strings":["Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France"],"affiliations":[{"raw_affiliation_string":"Laboratory Interfaces, Sensors & Microelectronic, University of Paul Verlaine, Metz, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5020025860"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12129479,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":null,"first_page":"707","last_page":"710"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.8308106064796448},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.812356173992157},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.6765701770782471},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5821642279624939},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5602512359619141},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5005111694335938},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47355809807777405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4727517068386078},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4697967767715454},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4581204652786255},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4129180312156677},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32574570178985596},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3085331618785858},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09226018190383911}],"concepts":[{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.8308106064796448},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.812356173992157},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6765701770782471},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5821642279624939},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5602512359619141},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5005111694335938},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47355809807777405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4727517068386078},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4697967767715454},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4581204652786255},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4129180312156677},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32574570178985596},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3085331618785858},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09226018190383911},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2011.6122372","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122372","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2099270794","https://openalex.org/W2108903542","https://openalex.org/W2135241043","https://openalex.org/W2136961361","https://openalex.org/W2159228542","https://openalex.org/W4243880501","https://openalex.org/W6676307609"],"related_works":["https://openalex.org/W2169628522","https://openalex.org/W4252527915","https://openalex.org/W2409287660","https://openalex.org/W2233357156","https://openalex.org/W1976489385","https://openalex.org/W4256317220","https://openalex.org/W1506225852","https://openalex.org/W3010619501","https://openalex.org/W2161995522","https://openalex.org/W2390899382"],"abstract_inverted_index":{"We":[0,82],"present":[1,83],"an":[2],"optimization":[3],"of":[4,20,28,32,42,51,67,78],"reliable":[5,53,93],"Network":[6],"on":[7,16,24],"Chip":[8],"(NoC)":[9],"suitable":[10],"for":[11],"dynamic":[12],"reconfigurable":[13],"systems":[14],"based":[15],"FPGA.":[17],"The":[18,46],"originality":[19],"our":[21,92],"approach":[22],"resides":[23],"a":[25,49,84],"strategic":[26],"placement":[27],"routers":[29,54,56],"incorporating":[30],"elements":[31],"dependability":[33],"in":[34],"order":[35],"to":[36],"detect":[37],"and":[38,70,75,87],"correct":[39],"the":[40,43,64,68,72,76,79],"errors":[41],"data":[44,80],"packets.":[45,81],"solution":[47],"is":[48],"factorization":[50],"these":[52],"encompassing":[55],"without":[57],"any":[58],"error":[59],"detection":[60],"block.":[61],"This":[62],"ensures":[63],"global":[65],"reliability":[66],"network,":[69],"reduces":[71],"area":[73],"overhead":[74],"latency":[77],"theoretical":[85],"study":[86],"hardware":[88],"implementations":[89],"which":[90],"validates":[91],"approach.":[94]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}