{"id":"https://openalex.org/W2060616327","doi":"https://doi.org/10.1109/icecs.2011.6122332","title":"Automatic generation of memory consistency tests for chip multiprocessing","display_name":"Automatic generation of memory consistency tests for chip multiprocessing","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2060616327","doi":"https://doi.org/10.1109/icecs.2011.6122332","mag":"2060616327"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032573153","display_name":"Eberle A. Rambo","orcid":"https://orcid.org/0000-0002-4264-9436"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Eberle A. Rambo","raw_affiliation_strings":["Computer Sciences Department, Federal University of Santa Catarina, Florianopolis, Brazil"],"affiliations":[{"raw_affiliation_string":"Computer Sciences Department, Federal University of Santa Catarina, Florianopolis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013441804","display_name":"Olav P. Henschel","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Olav P. Henschel","raw_affiliation_strings":["Computer Sciences Department, Federal University of Santa Catarina, Florianopolis, Brazil"],"affiliations":[{"raw_affiliation_string":"Computer Sciences Department, Federal University of Santa Catarina, Florianopolis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033216070","display_name":"Luiz C. V. dos Santos","orcid":"https://orcid.org/0000-0002-9384-8347"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luiz C. V. dos Santos","raw_affiliation_strings":["Computer Sciences Department, Federal University of Santa Catarina, Florianopolis, Brazil"],"affiliations":[{"raw_affiliation_string":"Computer Sciences Department, Federal University of Santa Catarina, Florianopolis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032573153"],"corresponding_institution_ids":["https://openalex.org/I4104125"],"apc_list":null,"apc_paid":null,"fwci":0.7556,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.72778467,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"542","last_page":"545"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.820623517036438},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6474770307540894},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.6393967866897583},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.5817185044288635},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.5574131608009338},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5250061750411987},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.49357616901397705},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4829489588737488},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.4347291588783264},{"id":"https://openalex.org/keywords/server","display_name":"Server","score":0.41811349987983704},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.410591721534729},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3483322858810425},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32984206080436707},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.32154738903045654},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31154322624206543},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.3001406788825989}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.820623517036438},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6474770307540894},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.6393967866897583},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.5817185044288635},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.5574131608009338},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5250061750411987},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.49357616901397705},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4829489588737488},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.4347291588783264},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.41811349987983704},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.410591721534729},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3483322858810425},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32984206080436707},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.32154738903045654},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31154322624206543},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.3001406788825989},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2011.6122332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1523595001","https://openalex.org/W1694765325","https://openalex.org/W1986463648","https://openalex.org/W1986913310","https://openalex.org/W2029601347","https://openalex.org/W2034531215","https://openalex.org/W2044206819","https://openalex.org/W2105945277","https://openalex.org/W2135355961","https://openalex.org/W2137650676","https://openalex.org/W2141618784","https://openalex.org/W2143246735","https://openalex.org/W2166422778","https://openalex.org/W4205283737","https://openalex.org/W4251361517","https://openalex.org/W6659382918","https://openalex.org/W6833601596"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W2353146130","https://openalex.org/W2339366892","https://openalex.org/W254684032","https://openalex.org/W120214571","https://openalex.org/W1848192231","https://openalex.org/W1824582190","https://openalex.org/W4291801887"],"abstract_inverted_index":{"Chip":[0],"multiprocessing":[1],"(CMP)":[2],"changed":[3],"the":[4,15],"architectural":[5],"landscape":[6],"of":[7,35,44,68],"PCs":[8],"and":[9,11,81],"servers":[10],"is":[12,59],"now":[13],"changing":[14],"way":[16],"personal":[17],"mobile":[18],"devices":[19],"are":[20],"designed.":[21],"CMP":[22],"requires":[23],"access":[24],"to":[25,32,90],"shared":[26,45],"variables":[27],"in":[28],"private":[29],"memories,":[30],"leading":[31],"complex":[33],"chains":[34],"interacting":[36],"events":[37],"that":[38],"must":[39],"offer":[40],"a":[41,49,53,60,66],"consistent":[42],"view":[43],"memory.":[46],"Checking":[47],"if":[48],"memory":[50,55],"system":[51],"implements":[52],"specified":[54],"consistency":[56],"model":[57],"(MCM)":[58],"challenging":[61],"verification":[62],"problem.":[63],"We":[64],"propose":[65],"generator":[67],"multi-threading":[69],"random-instruction":[70],"sequences":[71],"for":[72],"MCM":[73,80],"checking.":[74],"It":[75],"complies":[76],"with":[77],"an":[78],"arbitrary":[79],"can":[82],"be":[83],"used":[84],"by":[85],"most":[86],"checkers.":[87],"Its":[88],"ability":[89],"provide":[91],"full":[92],"coverage":[93],"was":[94],"evaluated":[95],"through":[96],"1200":[97],"test":[98],"cases.":[99]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}