{"id":"https://openalex.org/W2065891210","doi":"https://doi.org/10.1109/icecs.2011.6122307","title":"CMOS-compatible structure for voltage-mode multiple-valued logic circuits","display_name":"CMOS-compatible structure for voltage-mode multiple-valued logic circuits","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2065891210","doi":"https://doi.org/10.1109/icecs.2011.6122307","mag":"2065891210"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033819321","display_name":"Mohammad S.E. Sendi","orcid":"https://orcid.org/0000-0003-2946-1786"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]},{"id":"https://openalex.org/I80543232","display_name":"K.N.Toosi University of Technology","ror":"https://ror.org/0433abe34","country_code":"IR","type":"education","lineage":["https://openalex.org/I80543232"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mohammad S. Eslampanah Sendi","raw_affiliation_strings":["Advanced Integrated Circuit Design (AICD) Lab, ECE Department, Sharif University of Technology, Tehran, Iran","Integrated Circuits and Systems (ICAS) Lab, ECE Department, K. N. Toosi University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Advanced Integrated Circuit Design (AICD) Lab, ECE Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Integrated Circuits and Systems (ICAS) Lab, ECE Department, K. N. Toosi University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I80543232"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060271369","display_name":"Mohammad Sharifkhani","orcid":"https://orcid.org/0009-0004-8609-7815"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Sharifkhani","raw_affiliation_strings":["Advanced Integrated Circuit Design (AICD) Lab, ECE Department, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Advanced Integrated Circuit Design (AICD) Lab, ECE Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090141353","display_name":"Amir M. Sodagar","orcid":"https://orcid.org/0000-0002-0552-0203"},"institutions":[{"id":"https://openalex.org/I80543232","display_name":"K.N.Toosi University of Technology","ror":"https://ror.org/0433abe34","country_code":"IR","type":"education","lineage":["https://openalex.org/I80543232"]},{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA","IR"],"is_corresponding":false,"raw_author_name":"Amir M. Sodagar","raw_affiliation_strings":["Ecole Polytechnique de Montreal, Montreal, QUE, Canada","Integrated Circuits and Systems (ICAS) Lab, ECE Department, K. N. Toosi University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique de Montreal, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Integrated Circuits and Systems (ICAS) Lab, ECE Department, K. N. Toosi University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I80543232"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033819321"],"corresponding_institution_ids":["https://openalex.org/I133529467","https://openalex.org/I80543232"],"apc_list":null,"apc_paid":null,"fwci":0.8123,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76298978,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"48","issue":null,"first_page":"438","last_page":"441"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7672650814056396},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.6580714583396912},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6408749222755432},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.63869309425354},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.6182754635810852},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5997056365013123},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5495105385780334},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5088958740234375},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.48918798565864563},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.47885891795158386},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47142618894577026},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.44307559728622437},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4231293201446533},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40856826305389404},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2405618131160736},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12683838605880737}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7672650814056396},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.6580714583396912},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6408749222755432},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.63869309425354},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.6182754635810852},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5997056365013123},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5495105385780334},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5088958740234375},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.48918798565864563},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.47885891795158386},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47142618894577026},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.44307559728622437},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4231293201446533},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40856826305389404},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2405618131160736},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12683838605880737}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2011.6122307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:75778","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/75778/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1974785766","https://openalex.org/W2049071134","https://openalex.org/W2075966063","https://openalex.org/W2133499166","https://openalex.org/W2136100315","https://openalex.org/W2147911329","https://openalex.org/W2163713225","https://openalex.org/W2168908978","https://openalex.org/W2170988181"],"related_works":["https://openalex.org/W2171566066","https://openalex.org/W2114346412","https://openalex.org/W2178512053","https://openalex.org/W127821896","https://openalex.org/W1900707063","https://openalex.org/W2099984297","https://openalex.org/W1485027372","https://openalex.org/W1593138522","https://openalex.org/W2170988181","https://openalex.org/W6024065"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,15,38,42,58,63],"low-voltage,":[4],"CMOS-compatible,":[5],"voltage-mode":[6],"structure":[7,28,49],"for":[8,31,73],"multiple-valued":[9],"logic":[10],"circuits.":[11,75],"Designed":[12],"based":[13,45],"on":[14,46],"simple":[16],"and":[17,20,41,68],"straightforward":[18],"mechanism":[19],"operating":[21],"in":[22,57],"the":[23,26,47,80],"voltage":[24,65],"mode,":[25],"proposed":[27,48],"is":[29,82],"suitable":[30],"low":[32],"power":[33,72],"applications.":[34],"Design":[35],"of":[36,66,79],"both":[37,74],"quaternary":[39],"inverter":[40,81],"latch":[43],"circuit":[44],"are":[50,55],"also":[51],"presented.":[52],"These":[53],"circuits":[54],"designed":[56],"0.18-\u03bcm":[59],"CMOS":[60],"technology":[61],"with":[62],"supply":[64],"1.8V,":[67],"dissipate":[69],"60nW":[70],"static":[71],"Static":[76],"noise":[77],"margin":[78],"0.22V.":[83]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}