{"id":"https://openalex.org/W2041324541","doi":"https://doi.org/10.1109/icecs.2011.6122291","title":"FPGA-based hardware acceleration: A CPU/accelerator interface exploration","display_name":"FPGA-based hardware acceleration: A CPU/accelerator interface exploration","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2041324541","doi":"https://doi.org/10.1109/icecs.2011.6122291","mag":"2041324541"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110193181","display_name":"Paulo Possa","orcid":null},"institutions":[{"id":"https://openalex.org/I130929987","display_name":"University of Mons","ror":"https://ror.org/02qnnz951","country_code":"BE","type":"education","lineage":["https://openalex.org/I130929987"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Paulo Possa","raw_affiliation_strings":["Electronics and Microelectronics Department, University of Mons, Mons, Belgium"],"affiliations":[{"raw_affiliation_string":"Electronics and Microelectronics Department, University of Mons, Mons, Belgium","institution_ids":["https://openalex.org/I130929987"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058951132","display_name":"David Schaillie","orcid":null},"institutions":[{"id":"https://openalex.org/I130929987","display_name":"University of Mons","ror":"https://ror.org/02qnnz951","country_code":"BE","type":"education","lineage":["https://openalex.org/I130929987"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"David Schaillie","raw_affiliation_strings":["Electronics and Microelectronics Department, University of Mons, Mons, Belgium"],"affiliations":[{"raw_affiliation_string":"Electronics and Microelectronics Department, University of Mons, Mons, Belgium","institution_ids":["https://openalex.org/I130929987"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053407644","display_name":"Carlos Valderrama","orcid":"https://orcid.org/0000-0002-1693-6394"},"institutions":[{"id":"https://openalex.org/I130929987","display_name":"University of Mons","ror":"https://ror.org/02qnnz951","country_code":"BE","type":"education","lineage":["https://openalex.org/I130929987"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Carlos Valderrama","raw_affiliation_strings":["Electronics and Microelectronics Department, University of Mons, Mons, Belgium"],"affiliations":[{"raw_affiliation_string":"Electronics and Microelectronics Department, University of Mons, Mons, Belgium","institution_ids":["https://openalex.org/I130929987"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110193181"],"corresponding_institution_ids":["https://openalex.org/I130929987"],"apc_list":null,"apc_paid":null,"fwci":0.7556,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.72377589,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"374","last_page":"377"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7595384120941162},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7437437176704407},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6987782716751099},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.6903895139694214},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.6789292693138123},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6602256298065186},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5523784160614014},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5427924990653992},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.512486457824707},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.49178650975227356},{"id":"https://openalex.org/keywords/cpu-shielding","display_name":"CPU shielding","score":0.46186643838882446},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4187206029891968},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3757677674293518},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34944602847099304},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28574395179748535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13018053770065308}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7595384120941162},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7437437176704407},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6987782716751099},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.6903895139694214},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.6789292693138123},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6602256298065186},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5523784160614014},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5427924990653992},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.512486457824707},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.49178650975227356},{"id":"https://openalex.org/C180613757","wikidata":"https://www.wikidata.org/wiki/Q5013757","display_name":"CPU shielding","level":3,"score":0.46186643838882446},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4187206029891968},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3757677674293518},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34944602847099304},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28574395179748535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13018053770065308},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2011.6122291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2071068333","https://openalex.org/W2141064437","https://openalex.org/W2146816753","https://openalex.org/W2154462221"],"related_works":["https://openalex.org/W2387982802","https://openalex.org/W1896942098","https://openalex.org/W1991061790","https://openalex.org/W2088078730","https://openalex.org/W2400763249","https://openalex.org/W1482063109","https://openalex.org/W2043940072","https://openalex.org/W2249399447","https://openalex.org/W2745443495","https://openalex.org/W3080250604"],"abstract_inverted_index":{"One":[0],"of":[1,41,53,78],"the":[2,35,38,42,51],"main":[3],"challenges":[4],"for":[5,60,72],"embedded":[6,61,73],"system":[7,43,62],"designers":[8],"is":[9],"to":[10,21,30],"find":[11],"a":[12,57,67],"tradeoff":[13],"between":[14,81],"performance":[15,40],"and":[16,44,83,92],"power":[17,48,90],"consumption.":[18,49],"In":[19],"order":[20],"reach":[22],"this":[23],"goal,":[24],"hardware":[25],"accelerators":[26,54],"have":[27],"been":[28],"used":[29],"offload":[31],"specific":[32],"tasks":[33],"from":[34],"CPU,":[36],"improving":[37],"global":[39],"reducing":[45],"its":[46],"dynamic":[47],"Enabling":[50],"use":[52],"could":[55],"become":[56],"tricky":[58],"task":[59],"designers.":[63],"This":[64],"paper":[65],"presents":[66],"complete":[68],"acceleration":[69],"design":[70],"flow":[71],"systems":[74],"with":[75],"an":[76],"exploration":[77],"different":[79],"interfaces":[80],"CPU":[82],"accelerator,":[84],"analyzing":[85],"their":[86],"performances,":[87],"resources":[88],"overhead,":[89],"consumption,":[91],"implementation":[93],"methods.":[94]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}