{"id":"https://openalex.org/W2091520727","doi":"https://doi.org/10.1109/icecs.2010.5724631","title":"SDR waveform components implementation on single FPGA multiprocessor platform","display_name":"SDR waveform components implementation on single FPGA multiprocessor platform","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2091520727","doi":"https://doi.org/10.1109/icecs.2010.5724631","mag":"2091520727"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2010.5724631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088233683","display_name":"Muhammad Imran Taj","orcid":"https://orcid.org/0009-0009-8867-7414"},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4210152518","display_name":"Laboratoire d'Informatique Gaspard-Monge","ror":"https://ror.org/04t50yk91","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I142631665","https://openalex.org/I4210145102","https://openalex.org/I4210152518","https://openalex.org/I4210154111","https://openalex.org/I4210159245"]},{"id":"https://openalex.org/I4210154111","display_name":"Universit\u00e9 Gustave Eiffel","ror":"https://ror.org/03x42jk29","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210154111"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M.I. Taj","raw_affiliation_strings":["Equipe A3SI ESIEE Paris Cite Descartes, Laboratoire d'Informatique Gaspard-Monge, Universit\u00e9 Paris-Est, Noisy-le-Grand, France","LEI /ENSTA 32 Bvd. Victor 75015 Paris France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Equipe A3SI ESIEE Paris Cite Descartes, Laboratoire d'Informatique Gaspard-Monge, Universit\u00e9 Paris-Est, Noisy-le-Grand, France","institution_ids":["https://openalex.org/I4210152518","https://openalex.org/I4210154111"]},{"raw_affiliation_string":"LEI /ENSTA 32 Bvd. Victor 75015 Paris France","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Hammami","raw_affiliation_strings":["LEI IENSTA, Paris, France","LEI /ENSTA 32 Bvd. Victor 75015 Paris France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LEI IENSTA, Paris, France","institution_ids":[]},{"raw_affiliation_string":"LEI /ENSTA 32 Bvd. Victor 75015 Paris France","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067486930","display_name":"Mohamed Akil","orcid":"https://orcid.org/0000-0001-9029-2163"},"institutions":[{"id":"https://openalex.org/I204730241","display_name":"Universit\u00e9 Paris Cit\u00e9","ror":"https://ror.org/05f82e368","country_code":"FR","type":"education","lineage":["https://openalex.org/I204730241"]},{"id":"https://openalex.org/I4210152518","display_name":"Laboratoire d'Informatique Gaspard-Monge","ror":"https://ror.org/04t50yk91","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I142631665","https://openalex.org/I4210145102","https://openalex.org/I4210152518","https://openalex.org/I4210154111","https://openalex.org/I4210159245"]},{"id":"https://openalex.org/I4210154111","display_name":"Universit\u00e9 Gustave Eiffel","ror":"https://ror.org/03x42jk29","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210154111"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Akil","raw_affiliation_strings":["Equipe A3SI ESIEE Paris Cite Descartes, Laboratoire d'Informatique Gaspard-Monge, Universit\u00e9 Paris-Est, Noisy-le-Grand, France","Universit\u00e9 Paris-Est, Laboratoire d'Informatique Gaspard-Monge, Equipe A3SI, ESIEE Paris Cit\u00e9 Descartes, BP 99, 93162 Noisy Le Grand Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Equipe A3SI ESIEE Paris Cite Descartes, Laboratoire d'Informatique Gaspard-Monge, Universit\u00e9 Paris-Est, Noisy-le-Grand, France","institution_ids":["https://openalex.org/I4210152518","https://openalex.org/I4210154111"]},{"raw_affiliation_string":"Universit\u00e9 Paris-Est, Laboratoire d'Informatique Gaspard-Monge, Equipe A3SI, ESIEE Paris Cit\u00e9 Descartes, BP 99, 93162 Noisy Le Grand Cedex, France","institution_ids":["https://openalex.org/I204730241","https://openalex.org/I4210154111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"790","last_page":"793"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7892942428588867},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7768187522888184},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6897116899490356},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.5944956541061401},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5686642527580261},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5524741411209106},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.5399894714355469},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5269561409950256},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.508903980255127},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.5042825937271118},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.4604173004627228},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.439893513917923},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.43186917901039124},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41257384419441223},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16211065649986267}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7892942428588867},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7768187522888184},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6897116899490356},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.5944956541061401},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5686642527580261},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5524741411209106},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.5399894714355469},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5269561409950256},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.508903980255127},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.5042825937271118},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.4604173004627228},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.439893513917923},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.43186917901039124},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41257384419441223},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16211065649986267},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2010.5724631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W105298322","https://openalex.org/W1997145140","https://openalex.org/W2019206245","https://openalex.org/W2058167130","https://openalex.org/W2100914215","https://openalex.org/W2124029090","https://openalex.org/W2127373103","https://openalex.org/W2131783928","https://openalex.org/W2137407285","https://openalex.org/W2144160873","https://openalex.org/W2149592243","https://openalex.org/W2153472456","https://openalex.org/W2153630159","https://openalex.org/W4244787642","https://openalex.org/W6675396573","https://openalex.org/W6681277177","https://openalex.org/W6682809185"],"related_works":["https://openalex.org/W2102309991","https://openalex.org/W1795315578","https://openalex.org/W2373954783","https://openalex.org/W2133857928","https://openalex.org/W2143297499","https://openalex.org/W2535886977","https://openalex.org/W2356694334","https://openalex.org/W2991144886","https://openalex.org/W2790444905","https://openalex.org/W1843778016"],"abstract_inverted_index":{"Multiprocessors":[0,55],"in":[1],"embedded":[2],"systems":[3],"have":[4],"a":[5,62,70,85],"bright":[6],"future":[7],"with":[8,89],"Software":[9],"Defined":[10],"Radio":[11],"(SDR)":[12],"applications":[13],"where":[14],"both,":[15],"high":[16,19],"performance":[17],"and":[18,38,83,95],"adaptability":[20],"are":[21],"required.":[22],"Framed":[23],"within":[24],"this":[25,27],"statement,":[26],"paper":[28],"implements":[29],"the":[30,75,80],"two":[31,81],"most":[32],"important":[33],"SDR":[34,110],"waveform":[35],"components:":[36],"FFT":[37,94],"Viterbi":[39,102],"Decoding,":[40],"on":[41,49,57,61],"our":[42,121],"designed":[43,69],"16":[44],"Processing":[45],"Element":[46],"(PE)":[47],"Network":[48],"chip":[50,58,64],"(NoC)":[51],"based":[52],"general":[53],"purpose":[54],"System":[56],"(MPSoC),":[59],"implemented":[60],"single":[63],"Xilinx":[65],"Virtex-4":[66],"FPGA.":[67],"We":[68,104],"parallelization":[71],"strategy,":[72],"by":[73],"synchronizing":[74],"PEs,":[76,91],"for":[77,92,109,112],"each":[78],"of":[79,87,101,120],"algorithms":[82],"obtained":[84],"speed-up":[86],"6":[88],"eight":[90],"radix-2":[93],"2":[96],"<sup":[97],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[98],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">16</sup>":[99],"states":[100],"Decoding.":[103],"also":[105],"propose":[106],"partitioning":[107,122],"mechanism":[108,123],"resources":[111],"PEs":[113],"more":[114],"than":[115],"eight.":[116],"The":[117],"case":[118],"study":[119],"reduced":[124],"execution":[125],"time":[126],"to":[127,133],"63%,":[128],"thus":[129],"an":[130],"efficient":[131],"answer":[132],"ITRS":[134],"prediction.":[135]},"counts_by_year":[{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}