{"id":"https://openalex.org/W2171874558","doi":"https://doi.org/10.1109/icecs.2008.4675039","title":"Digital signal propagation on a wafer-scale smart active programmable interconnect","display_name":"Digital signal propagation on a wafer-scale smart active programmable interconnect","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2171874558","doi":"https://doi.org/10.1109/icecs.2008.4675039","mag":"2171874558"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4675039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4675039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072948570","display_name":"Olivier Valorge","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Olivier Valorge","raw_affiliation_strings":["Groupe de Recherche en Micro\u00e9lectronique et en Microsyst\u00e8mes, Universit\u00e9 du Qu\u00e0bec \u00e0 Montr\u00e9al, Canada"],"affiliations":[{"raw_affiliation_string":"Groupe de Recherche en Micro\u00e9lectronique et en Microsyst\u00e8mes, Universit\u00e9 du Qu\u00e0bec \u00e0 Montr\u00e9al, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101848316","display_name":"Anh Tuan Nguyen","orcid":"https://orcid.org/0000-0003-1793-0784"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anh Tuan Nguyen","raw_affiliation_strings":["Groupe de Recherche en Micro\u00e9lectronique et en Microsyst\u00e8mes, Universit\u00e9 du Qu\u00e0bec \u00e0 Montr\u00e9al, Canada"],"affiliations":[{"raw_affiliation_string":"Groupe de Recherche en Micro\u00e9lectronique et en Microsyst\u00e8mes, Universit\u00e9 du Qu\u00e0bec \u00e0 Montr\u00e9al, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071840145","display_name":"Yves Blaqui\u00e8re","orcid":"https://orcid.org/0000-0001-6204-7427"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yves Blaquiere","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al, D\u00e9partement d'Informatique, Universit\u00e9 du Qu\u00e0bec \u00e0 Montr\u00e9al, Canada"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al, D\u00e9partement d'Informatique, Universit\u00e9 du Qu\u00e0bec \u00e0 Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018880472","display_name":"Richard Norman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Richard Norman","raw_affiliation_strings":["Groupe de Recherche en Micro\u00e9lectronique et en Microsyst\u00e8mes, Universit\u00e9 du Qu\u00e0bec \u00e0 Montr\u00e9al, Canada"],"affiliations":[{"raw_affiliation_string":"Groupe de Recherche en Micro\u00e9lectronique et en Microsyst\u00e8mes, Universit\u00e9 du Qu\u00e0bec \u00e0 Montr\u00e9al, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038488044","display_name":"Yvon Savaria","orcid":"https://orcid.org/0000-0002-3404-9959"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yvon Savaria","raw_affiliation_strings":["Groupe de Recherche en Micro\u00e9lectronique et en Microsyst\u00e8mes, Universit\u00e9 du Qu\u00e0bec \u00e0 Montr\u00e9al, Canada"],"affiliations":[{"raw_affiliation_string":"Groupe de Recherche en Micro\u00e9lectronique et en Microsyst\u00e8mes, Universit\u00e9 du Qu\u00e0bec \u00e0 Montr\u00e9al, Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5072948570"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6781,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75542903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1059","last_page":"1062"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7290081977844238},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6051892042160034},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5785874724388123},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5721791386604309},{"id":"https://openalex.org/keywords/wafer-scale-integration","display_name":"Wafer-scale integration","score":0.5643606185913086},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4983217716217041},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.47461381554603577},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.4667551517486572},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.45265501737594604},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.4492562413215637},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3674819767475128},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30587995052337646},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.2984422743320465},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2950795292854309},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.25191378593444824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24146878719329834},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2179238498210907},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14157843589782715},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.13695687055587769}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7290081977844238},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6051892042160034},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5785874724388123},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5721791386604309},{"id":"https://openalex.org/C2778638305","wikidata":"https://www.wikidata.org/wiki/Q7406100","display_name":"Wafer-scale integration","level":3,"score":0.5643606185913086},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4983217716217041},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.47461381554603577},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.4667551517486572},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.45265501737594604},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.4492562413215637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3674819767475128},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30587995052337646},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2984422743320465},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2950795292854309},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.25191378593444824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24146878719329834},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2179238498210907},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14157843589782715},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.13695687055587769},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/icecs.2008.4675039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4675039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.936.9670","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.936.9670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Yvon_Savaria/publication/224349279_Digital_signal_propagation_on_a_wafer-scale_smart_active_programmable_interconnect/links/02e7e525c66065c397000000.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.937.8824","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.937.8824","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Yvon_Savaria/publication/224349279_Digital_signal_propagation_on_a_wafer-scale_smart_active_programmable_interconnect/links/02e7e525c66065c397000000.pdf?origin%3Dpublication_detail","raw_type":"text"},{"id":"pmh:oai:publications.polymtl.ca:20154","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/20154/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","id":"https://metadata.un.org/sdg/14","score":0.8500000238418579}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W22951116","https://openalex.org/W55566950","https://openalex.org/W614137499","https://openalex.org/W2016841103","https://openalex.org/W2103005202","https://openalex.org/W2120511780","https://openalex.org/W2121111726","https://openalex.org/W2122769715","https://openalex.org/W2131653685","https://openalex.org/W2135383823","https://openalex.org/W2151817873","https://openalex.org/W2498731214","https://openalex.org/W4250749044","https://openalex.org/W6600906342"],"related_works":["https://openalex.org/W27383583","https://openalex.org/W2364371960","https://openalex.org/W2537540583","https://openalex.org/W1582212326","https://openalex.org/W948881177","https://openalex.org/W3211049872","https://openalex.org/W4206920939","https://openalex.org/W2156032803","https://openalex.org/W2384139592","https://openalex.org/W1512742302"],"abstract_inverted_index":{"This":[0,16],"paper":[1],"investigates":[2],"the":[3,33,68,78,98,119,128,142,150],"signal":[4,120,124],"integrity":[5,121],"and":[6,38,73,85,106,146],"performance":[7],"of":[8,27,40,62,77,111,149],"a":[9,21,25,49,108,123,138],"novel":[10],"programmable":[11,17,52],"interconnect":[12,53,130],"technology":[13],"called":[14],"DreamWafertrade.":[15],"circuit":[18,23],"board":[19],"uses":[20],"wafer-scale":[22],"with":[24],"sea":[26],"tiny":[28],"contacts":[29],"to":[30,32,46,55,66,103,132],"adapt":[31,47],"contact":[34],"type,":[35],"size,":[36],"spacing":[37],"alignment":[39],"external":[41],"components.":[42],"Supporting":[43],"this":[44],"ability":[45],"requires":[48],"dense":[50],"internal":[51],"network":[54],"propagate":[56,67],"digital":[57,69],"signals":[58,70],"between":[59],"arbitrary":[60],"sets":[61],"contacts.":[63],"The":[64],"means":[65],"are":[71,89],"described":[72],"characterized.":[74],"Propagation":[75],"delays":[76],"chain":[79],"as":[80,82],"well":[81],"its":[83],"rise":[84],"fall":[86],"time":[87],"characteristics":[88],"simulated.":[90],"Preliminary":[91],"results":[92],"show":[93],"that":[94],"under":[95],"normal":[96],"conditions,":[97],"links":[99],"can":[100],"operate":[101],"up":[102],"630":[104],"MHz":[105],"have":[107],"mean":[109],"latency":[110],"0.3":[112],"ns/mm.":[113],"Eye":[114],"diagrams":[115],"demonstrate":[116],"improvements":[117],"in":[118],"when":[122,133],"is":[125,135],"propagated":[126,136],"on":[127,137],"DreamWafertrade":[129],"compared":[131],"it":[134],"traditional":[139],"PCB":[140],"trace;":[141],"eye":[143],"remains":[144],"open":[145],"neat,":[147],"independently":[148],"linkpsilas":[151],"length.":[152]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}