{"id":"https://openalex.org/W2170969166","doi":"https://doi.org/10.1109/icecs.2008.4674975","title":"A PLL with loop bandwidth enhancement for low-noise and fast-settling clock recovery","display_name":"A PLL with loop bandwidth enhancement for low-noise and fast-settling clock recovery","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2170969166","doi":"https://doi.org/10.1109/icecs.2008.4674975","mag":"2170969166"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084148161","display_name":"Julien Roche","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150879","display_name":"Atmel (France)","ror":"https://ror.org/04q92cj22","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210150581","https://openalex.org/I4210150879"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Julien Roche","raw_affiliation_strings":["Atmel, Zone Industrielle de Rousset, Rousset, France"],"affiliations":[{"raw_affiliation_string":"Atmel, Zone Industrielle de Rousset, Rousset, France","institution_ids":["https://openalex.org/I4210150879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097993821","display_name":"Wenceslas Rahadjandrabey","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116669","display_name":"Ch\u00e2teau Gombert","ror":"https://ror.org/02kspbq18","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210116669"]},{"id":"https://openalex.org/I4210112016","display_name":"Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence","ror":"https://ror.org/0238zyh04","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I143002897","https://openalex.org/I21491767","https://openalex.org/I3132279224","https://openalex.org/I4210098836","https://openalex.org/I4210112016"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Wenceslas Rahadjandrabey","raw_affiliation_strings":["IMT Technopole de Chteau Gombert, IM2NP-CNRS, Marseilles, France"],"affiliations":[{"raw_affiliation_string":"IMT Technopole de Chteau Gombert, IM2NP-CNRS, Marseilles, France","institution_ids":["https://openalex.org/I4210112016","https://openalex.org/I4210116669","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097993822","display_name":"Lahkdar Zady","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112016","display_name":"Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence","ror":"https://ror.org/0238zyh04","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I143002897","https://openalex.org/I21491767","https://openalex.org/I3132279224","https://openalex.org/I4210098836","https://openalex.org/I4210112016"]},{"id":"https://openalex.org/I4210116669","display_name":"Ch\u00e2teau Gombert","ror":"https://ror.org/02kspbq18","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210116669"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lahkdar Zady","raw_affiliation_strings":["IMT Technopole de Chteau Gombert, IM2NP-CNRS, Marseilles, France"],"affiliations":[{"raw_affiliation_string":"IMT Technopole de Chteau Gombert, IM2NP-CNRS, Marseilles, France","institution_ids":["https://openalex.org/I4210112016","https://openalex.org/I4210116669","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024621833","display_name":"Gaetan Bracmard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150879","display_name":"Atmel (France)","ror":"https://ror.org/04q92cj22","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210150581","https://openalex.org/I4210150879"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Gaetan Bracmard","raw_affiliation_strings":["Atmel, Zone Industrielle de Rousset, Rousset, France"],"affiliations":[{"raw_affiliation_string":"Atmel, Zone Industrielle de Rousset, Rousset, France","institution_ids":["https://openalex.org/I4210150879"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5097993823","display_name":"Daniele Fronte","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150879","display_name":"Atmel (France)","ror":"https://ror.org/04q92cj22","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210150581","https://openalex.org/I4210150879"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Daniele Fronte","raw_affiliation_strings":["Atmel, Zone Industrielle de Rousset, Rousset, France"],"affiliations":[{"raw_affiliation_string":"Atmel, Zone Industrielle de Rousset, Rousset, France","institution_ids":["https://openalex.org/I4210150879"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5084148161"],"corresponding_institution_ids":["https://openalex.org/I4210150879"],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75059022,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"802","last_page":"805"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9264712333679199},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.7890130877494812},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.7546752691268921},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6648678779602051},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6144714951515198},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5862922072410583},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5369543433189392},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.5269720554351807},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5266706347465515},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4633515477180481},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4253818988800049},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.42247647047042847},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23569920659065247},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19433721899986267},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16822481155395508},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14437198638916016},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07983091473579407}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9264712333679199},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.7890130877494812},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.7546752691268921},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6648678779602051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6144714951515198},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5862922072410583},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5369543433189392},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.5269720554351807},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5266706347465515},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4633515477180481},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4253818988800049},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.42247647047042847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23569920659065247},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19433721899986267},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16822481155395508},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14437198638916016},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07983091473579407},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1574985978","https://openalex.org/W2034484545","https://openalex.org/W2062327827","https://openalex.org/W2110144707","https://openalex.org/W2114953806","https://openalex.org/W2153267648","https://openalex.org/W2155424442","https://openalex.org/W2162448355","https://openalex.org/W3142075743","https://openalex.org/W4254745324","https://openalex.org/W6634353177"],"related_works":["https://openalex.org/W2511498111","https://openalex.org/W2087564251","https://openalex.org/W2369807905","https://openalex.org/W4206188327","https://openalex.org/W2752021769","https://openalex.org/W2339860780","https://openalex.org/W2401743820","https://openalex.org/W2354050524","https://openalex.org/W2128445318","https://openalex.org/W4385624389"],"abstract_inverted_index":{"A":[0,103],"new":[1,99],"adaptation":[2],"scheme":[3],"for":[4],"low":[5],"noise":[6],"and":[7,59,79,93,114],"fast":[8,61],"settling":[9],"50MHz":[10,119],"analog":[11],"phase-locked":[12],"loop":[13,24,57,77],"(PLL)":[14],"is":[15,27,45,71,110,126],"presented.":[16,127],"According":[17],"to":[18,88],"the":[19,30,34,42,50,53,56,64,68,76,94,98,107],"locking":[20,51],"status,":[21],"an":[22],"extended":[23],"bandwidth":[25,58,78],"enhancement":[26],"achieved":[28],"by":[29],"adaptive":[31,108],"contol":[32],"on":[33],"charge":[35],"pump":[36],"current.":[37],"First":[38],"of":[39,85,97,106,117],"all,":[40],"when":[41,67],"phase":[43,69],"error":[44,70],"large,":[46],"such":[47],"as":[48],"in":[49,112,121],"mode,":[52],"PLL":[54,74,109,120],"increases":[55],"achieves":[60],"locking.":[62],"On":[63],"other":[65],"hand,":[66],"small,":[72],"this":[73],"decreases":[75],"minimizes":[80],"output":[81],"jitters.":[82],"The":[83],"relationships":[84],"performance":[86],"aspects":[87],"design":[89],"variables":[90],"are":[91,101],"presented":[92],"basic":[95],"tradeoffs":[96],"concept":[100],"discussed.":[102],"circuit":[104],"implementation":[105],"described":[111],"detail":[113],"simulation":[115],"result":[116],"a":[118,122],"0:15\u00b5m":[123],"CMOS":[124],"technology":[125]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}