{"id":"https://openalex.org/W1995756541","doi":"https://doi.org/10.1109/icecs.2007.4511235","title":"Process Variation Aware Comprehensive Layout Synthesis for Yield Enhancement in Nano-meter CMOS","display_name":"Process Variation Aware Comprehensive Layout Synthesis for Yield Enhancement in Nano-meter CMOS","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W1995756541","doi":"https://doi.org/10.1109/icecs.2007.4511235","mag":"1995756541"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511235","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111604318","display_name":"Kenichiro Kurihara","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kenichiro Kurihara","raw_affiliation_strings":["Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan. kurihara@silicon.u-tokyo.ac.jp","University of Tokyo, Tokyo,"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan. kurihara@silicon.u-tokyo.ac.jp","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"University of Tokyo, Tokyo,","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007028121","display_name":"Tetsuya Iizuka","orcid":"https://orcid.org/0000-0002-1512-4714"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Iizuka","raw_affiliation_strings":["Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan; THine Electronics, Inc. iizuka@silicon.u-tokyo.ac.jp","University of Tokyo, Tokyo,"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan; THine Electronics, Inc. iizuka@silicon.u-tokyo.ac.jp","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"University of Tokyo, Tokyo,","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Ikeda","raw_affiliation_strings":["Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan; VLSI Design and Education Center (VDEC), University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan. ikeda@silicon.u-tokyo.ac.jp","University of Tokyo, Tokyo,"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan; VLSI Design and Education Center (VDEC), University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan. ikeda@silicon.u-tokyo.ac.jp","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"University of Tokyo, Tokyo,","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro Asada","raw_affiliation_strings":["Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan; VLSI Design and Education Center (VDEC), University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan. asada@silicon.u-tokyo.ac.jp","University of Tokyo, Tokyo,"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan; VLSI Design and Education Center (VDEC), University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan. asada@silicon.u-tokyo.ac.jp","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"University of Tokyo, Tokyo,","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111604318"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0770286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1296","last_page":"1299"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7565643191337585},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.672309398651123},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.6481823921203613},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6390396356582642},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5982604026794434},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.551862895488739},{"id":"https://openalex.org/keywords/process-window","display_name":"Process window","score":0.5084818601608276},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.49327582120895386},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.47349390387535095},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.44699937105178833},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44119706749916077},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.4360586404800415},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34770452976226807},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.34328755736351013},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23052570223808289},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2283441424369812},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.21032071113586426},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19501662254333496},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.11707818508148193}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7565643191337585},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.672309398651123},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.6481823921203613},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6390396356582642},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5982604026794434},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.551862895488739},{"id":"https://openalex.org/C2777441419","wikidata":"https://www.wikidata.org/wiki/Q16969460","display_name":"Process window","level":3,"score":0.5084818601608276},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.49327582120895386},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.47349390387535095},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.44699937105178833},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44119706749916077},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.4360586404800415},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34770452976226807},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.34328755736351013},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23052570223808289},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2283441424369812},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.21032071113586426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19501662254333496},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.11707818508148193},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4511235","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W126360885","https://openalex.org/W1987067207","https://openalex.org/W2102766615","https://openalex.org/W2107973438","https://openalex.org/W2131895723","https://openalex.org/W2134075833","https://openalex.org/W4249893307"],"related_works":["https://openalex.org/W1989945751","https://openalex.org/W2091329789","https://openalex.org/W2069004321","https://openalex.org/W2066897999","https://openalex.org/W2038980326","https://openalex.org/W2376726667","https://openalex.org/W1983218957","https://openalex.org/W1531753705","https://openalex.org/W162881505","https://openalex.org/W2003234242"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,34,51],"process":[4,17,39],"variation":[5],"aware":[6],"cell":[7,12],"layout":[8,45,61,70],"synthesis":[9],"for":[10,88],"standard":[11],"yield":[13],"enhancement":[14],"considering":[15],"lithographic":[16],"variation.":[18],"We":[19],"evaluated":[20],"the":[21,43,58,67,74],"catastrophic":[22],"defects":[23],"of":[24,50,73],"intra-cell":[25],"routing":[26],"in":[27,37,46,71],"defocus":[28,78],"and":[29,41,79,86],"exposure":[30,80],"dose":[31,81],"conditions,":[32],"modeled":[33],"fault":[35,75],"probability":[36],"overall":[38],"window":[40],"select":[42],"optimum":[44],"comrehensively":[47],"generated":[48],"layouts":[49],"logic":[52],"cells.":[53],"Experimental":[54],"results":[55],"demonstrated":[56],"that":[57],"best":[59],"case":[60,69],"showed":[62],"15":[63],"times":[64],"improvement":[65],"over":[66],"worst":[68],"terms":[72],"probability,":[76],"assuming":[77],"distribute":[82],"within":[83],"100":[84],"nm":[85,90],"5%":[87],"65":[89],"CMOS":[91],"process.":[92]},"counts_by_year":[],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2025-10-10T00:00:00"}