{"id":"https://openalex.org/W2117124168","doi":"https://doi.org/10.1109/icecs.2007.4511189","title":"Multiple Parametric Circuit Analysis Tool for Detectability Estimation","display_name":"Multiple Parametric Circuit Analysis Tool for Detectability Estimation","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2117124168","doi":"https://doi.org/10.1109/icecs.2007.4511189","mag":"2117124168"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060678776","display_name":"Michael G. Dimopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Michael G. Dimopoulos","raw_affiliation_strings":["Dept. of Electrical & Computer Eng., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece. E-mail: mdimop@csd.auth.gr","Aristotle Univ. Of Thessaloniki, Thessaloniki"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Eng., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece. E-mail: mdimop@csd.auth.gr","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Aristotle Univ. Of Thessaloniki, Thessaloniki","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076153845","display_name":"D.K. Papakostas","orcid":null},"institutions":[{"id":"https://openalex.org/I77990126","display_name":"Alexander Technological Educational Institute of Thessaloniki","ror":"https://ror.org/04h36ea57","country_code":"GR","type":"education","lineage":["https://openalex.org/I77990126"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitris K. Papakostas","raw_affiliation_strings":["Dept. of Electronics, Alexander Technological Educational Inst. of Thessaloniki, Thessaloniki, Greece. E-mail: dpapakos@el.teithe.gr"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics, Alexander Technological Educational Inst. of Thessaloniki, Thessaloniki, Greece. E-mail: dpapakos@el.teithe.gr","institution_ids":["https://openalex.org/I77990126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087276237","display_name":"Dimitrios Konstantinou","orcid":"https://orcid.org/0000-0001-5742-171X"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios K. Konstantinou","raw_affiliation_strings":["Dept. of Electrical & Computer Eng., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece. E-mail: dimkon82@auth.gr"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Eng., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece. E-mail: dimkon82@auth.gr","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048785491","display_name":"Alexios D. Spyronasios","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alexios D. Spyronasios","raw_affiliation_strings":["Dept. of Electrical & Computer Eng., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece. E-mail: aspyrona@gmail.com"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Eng., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece. E-mail: aspyrona@gmail.com","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009584271","display_name":"Alkis Hatzopoulos","orcid":"https://orcid.org/0000-0002-4030-8355"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkis A. Hatzopoulos","raw_affiliation_strings":["Dept. of Electrical & Computer Eng., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece. E-mail: alkis@eng.auth.gr"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Eng., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece. E-mail: alkis@eng.auth.gr","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5060678776"],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12702258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1111","last_page":"1114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7806541919708252},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7369686961174011},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.6162272095680237},{"id":"https://openalex.org/keywords/graphical-user-interface","display_name":"Graphical user interface","score":0.5947461724281311},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5145761370658875},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.5070421695709229},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.4991769790649414},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.48683327436447144},{"id":"https://openalex.org/keywords/shell","display_name":"Shell (structure)","score":0.46798062324523926},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4435528814792633},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4329186975955963},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4328891932964325},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4169892966747284},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35896027088165283},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35459327697753906},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2185998558998108},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.16716301441192627},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1628555953502655},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16093546152114868},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.15238884091377258},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1458749771118164},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12054434418678284},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09613165259361267}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7806541919708252},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7369686961174011},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.6162272095680237},{"id":"https://openalex.org/C37789001","wikidata":"https://www.wikidata.org/wiki/Q782543","display_name":"Graphical user interface","level":2,"score":0.5947461724281311},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5145761370658875},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.5070421695709229},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.4991769790649414},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.48683327436447144},{"id":"https://openalex.org/C2781052500","wikidata":"https://www.wikidata.org/wiki/Q2230313","display_name":"Shell (structure)","level":2,"score":0.46798062324523926},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4435528814792633},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4329186975955963},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4328891932964325},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4169892966747284},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35896027088165283},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35459327697753906},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2185998558998108},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.16716301441192627},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1628555953502655},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16093546152114868},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.15238884091377258},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1458749771118164},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12054434418678284},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09613165259361267},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C147176958","wikidata":"https://www.wikidata.org/wiki/Q77590","display_name":"Civil engineering","level":1,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2007.4511189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:195.251.240.254:10184/8367","is_oa":false,"landing_page_url":"http://hdl.handle.net/10184/8367","pdf_url":null,"source":{"id":"https://openalex.org/S4306401621","display_name":"Eureka! Institutional Repository (Eureka!)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210148378","host_organization_name":"Eureka Scientific","host_organization_lineage":["https://openalex.org/I4210148378"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1881506156","https://openalex.org/W1954409450","https://openalex.org/W2021337705","https://openalex.org/W2060839986","https://openalex.org/W2111331901","https://openalex.org/W2115921270"],"related_works":["https://openalex.org/W2118869825","https://openalex.org/W2034020979","https://openalex.org/W1925788181","https://openalex.org/W2049044818","https://openalex.org/W1272593724","https://openalex.org/W2031235560","https://openalex.org/W2143611918","https://openalex.org/W2098410623","https://openalex.org/W2049666791","https://openalex.org/W2081795747"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,34,54],"software":[4],"tool":[5,31],"is":[6,9,64],"presented":[7,30,79],"which":[8],"capable":[10],"of":[11,39,41,83],"producing":[12],"testability":[13],"metrics":[14,21],"for":[15,57],"analog":[16],"and":[17,46,49,60],"mixed-signal":[18],"circuits.":[19],"These":[20],"are":[22,78],"obtained":[23],"by":[24],"performing":[25],"probabilistic":[26],"analysis":[27],"techniques.":[28],"The":[29],"acts":[32],"as":[33],"shell":[35],"utilizing":[36],"the":[37,42,52,67,72,81,84],"power":[38],"state":[40],"art":[43],"external":[44],"schematic":[45],"simulation":[47],"programs":[48],"offers":[50],"to":[51,66],"user":[53,68],"graphical":[55],"interface":[56,63],"circuit":[58],"design":[59],"test.":[61],"This":[62],"transparent":[65],"elaborately":[69],"hiding":[70],"all":[71],"complex":[73],"task":[74],"manipulations.":[75],"Preliminary":[76],"results":[77],"showing":[80],"effectiveness":[82],"proposed":[85],"scheme.":[86]},"counts_by_year":[],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2016-06-24T00:00:00"}