{"id":"https://openalex.org/W2096249168","doi":"https://doi.org/10.1109/icecs.2007.4511123","title":"Buffer Insertion and Sizing in Clock Distribution Networks with Gradual Transition Time Relaxation for Reduced Power Consumption","display_name":"Buffer Insertion and Sizing in Clock Distribution Networks with Gradual Transition Time Relaxation for Reduced Power Consumption","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2096249168","doi":"https://doi.org/10.1109/icecs.2007.4511123","mag":"2096249168"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511123","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081512326","display_name":"Sherif Abdulkader Tawfik","orcid":"https://orcid.org/0000-0003-3592-1419"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sherif A. Tawfik","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin - Madison, Madison, Wisconsin 53706-1691","University of Wisconsin, Madison"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin - Madison, Madison, Wisconsin 53706-1691","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"University of Wisconsin, Madison","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042147600","display_name":"Volkan Kursun","orcid":"https://orcid.org/0000-0002-8050-1774"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Volkan Kursun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin - Madison, Madison, Wisconsin 53706-1691","University of Wisconsin, Madison"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin - Madison, Madison, Wisconsin 53706-1691","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"University of Wisconsin, Madison","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081512326"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":1.0712,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.79370237,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"845","last_page":"848"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6922684907913208},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6453297138214111},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5826046466827393},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5274289846420288},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5254800915718079},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5163701772689819},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5134204626083374},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5020339488983154},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.44995787739753723},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.4414007067680359},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.440623939037323},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4389728605747223},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4280230402946472},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.41693204641342163},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41683048009872437},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34349870681762695},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3184918165206909},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21938681602478027},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.21795639395713806},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13067960739135742},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11722016334533691}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6922684907913208},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6453297138214111},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5826046466827393},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5274289846420288},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5254800915718079},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5163701772689819},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5134204626083374},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5020339488983154},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.44995787739753723},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4414007067680359},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.440623939037323},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4389728605747223},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4280230402946472},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.41693204641342163},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41683048009872437},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34349870681762695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3184918165206909},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21938681602478027},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.21795639395713806},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13067960739135742},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11722016334533691},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2007.4511123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511123","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-159916","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-159916","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W274004780","https://openalex.org/W1880222512","https://openalex.org/W2127261353","https://openalex.org/W2150547314","https://openalex.org/W2158130267","https://openalex.org/W2496254462","https://openalex.org/W6679049596"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3006003651","https://openalex.org/W2127892766","https://openalex.org/W2144282137"],"abstract_inverted_index":{"Clock":[0],"distribution":[1,49,78,107],"network":[2,79],"consumes":[3],"a":[4,28,125,144],"significant":[5],"portion":[6],"of":[7,53,75,93,104,143],"the":[8,13,17,23,54,59,65,73,76,94,99,102,105,118,141],"total":[9,60,119],"chip":[10],"power":[11,61,120],"since":[12],"clock":[14,48,68,77,106,145],"signal":[15],"has":[16],"highest":[18],"activity":[19],"factor":[20],"and":[21,43,90],"drives":[22],"largest":[24],"capacitive":[25],"load":[26],"in":[27,37,45,117],"synchronous":[29],"integrated":[30],"circuit.":[31],"A":[32],"new":[33],"algorithm":[34,55,85,111,127],"is":[35,56],"proposed":[36,110],"this":[38],"paper":[39],"for":[40,80],"buffer":[41,88,130],"insertion":[42,89,131],"sizing":[44],"an":[46],"H-tree":[47],"network.":[50,108],"The":[51,84,109],"objective":[52],"to":[57,101,114,124],"minimize":[58],"consumption":[62,121],"while":[63],"satisfying":[64],"maximum":[66],"acceptable":[67],"transition":[69,95,136],"time":[70,96,137],"constraints":[71,138],"at":[72,133,139],"leaves":[74,100],"maintaining":[81,134],"high-":[82],"performance.":[83],"employs":[86],"non-uniform":[87],"progressive":[91],"relaxation":[92],"requirements":[97],"from":[98],"root":[103],"provides":[112],"up":[113],"30%":[115],"savings":[116],"as":[122],"compared":[123],"standard":[126],"with":[128],"uniform":[129,135],"aimed":[132],"all":[140],"nodes":[142],"tree.":[146]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}